

FIDU1
Fiducial
Mark
FIDUCIAL

FIDU2
Fiducial
Mark
FIDUCIAL

Fpga2
Fpga2.Sch

SQ2A[0..18]	DIN
SQ2OE*	TxFaultB
SQ2WE*	RxLOSB
SQ2CSA*	RxLOLB
SQ2CSB*	RxLOSB
SQ2D[0..7]	BREFCLK2P
IO[0..31]	BREFCLK2N
IOLE	TxFault
IOCLKAB	RxLOS
IODIR[0..3]	RxSD
nIOOE	DLI[0..10]
IOCLKBA	LENDTX
nINIT	LENRFOUT
MOD_DEF[0..2]	RXRECCLK
TxDisableB	LENRECCLK
RXSCKB	DTXFB
RXSDAB	DRFFB
MOD_DEF[0..2]	RXRECFB
TxDisable	RXRECP
BREFCLKP	RXRECN
BREFCLKN	CGCS
CGLOCK	CGDI
	CGSK

HotSwap
HotSwap.Sch

LI*
nRESET

Memory
Memory.Sch

SQ2A[0..18]
SQ1A[0..18]
SQ1WE*
SQ1OE*
SQ2OE*
SQ2WE*
SQ2CSA*
SQ2CSB*
SQ1CSB*
SQ1CSA*
SQ1D[0..7]
SQ2D[0..7]
DRD[0..31]
DRA[0..12]
DRCKE
DRCLK
DQM[0..3]
DRCS*
DRRAS*
DRCAS*
DRWE*
DRBA0
DRBA1

Fpga1
Fpga1.Sch

LCLK	PCIBR#
PCIBB#	PCIDACK0#
PCIBDI#	PCIDACK1#
PCIBG#	PCIUUSERo
PCIB#	PCILINT#
PCIWAIT#	PCIRETRY#
PCIBURST#	ETHIRQ
PCICCS#	LI*
PCIDP[0..3]	vmeASI*
PCIDREQ0#	vmeLWORDI*
PCIDREQ1#	vmeDTACKI*
PCILINT#	vmeWRITEI*
PCILRESET#	vmeDSI*0
PCIMDREQ#	vmeDSI*1
PCIPMERREQ#	vmeBOUT*[0..3]
PCIUUSERi	vmeBCLRI*
PCIRD*WR#	vmeBBSYI*
PCITTA#	vmeACFAILI*
PCITTA#	vmeACKIN*
PCITSZ0#	vmeRQI*[1..7]
PCITSZ1#	vmeBRI*[0..3]
PCITS#	vmeBERRI*
LA[00..31]	vmeSYSFAILI*
LD[00..31]	nGA[0..5]
WE#	vmeRETRYI*
ETH#	nEVGIF
BE0#	nEVRI*
BE1#	nIFHANDLE
BE2#	nURD
BE3#	nUWR
RE#	nUCS
VMEMSTR	ULE
vmeASO*	UA[0..16]
vmeWRITEO*	
vmeDTACKO*	
vmeLWORDO*	
DTACKEN	
ADIR	
nAOE	
ACKLAB	
ACKBA	
ALE	
vmeAM[0..5]	
vmeDSO*0	
vmeDSO*1	
nAMOE	
AMDIR	
AMCLKAB	
AMLE	
AMCLKBA	
vmeLACK*	
nDCHENA	
vmeBGIN*[0..3]	
nDOE	
DDIR	
DCLKAB	
DLE	
DCLKBA	
vmeBBSYEN	
vmeBCLREN	
vmeLACKOUT*	
nSYSCON	
vmeSYSFAILO*	
vmeBERRO*	
SYSRESETO*	
vmeBRO*[0..3]	
vmeRQO*[1..7]	
SQ2A[0..18]	
SQ1A[0..18]	
SQ1WE*	
SQ1OE*	
SQ2OE*	
SQ2WE*	
SQ2CSA*	
SQ2CSB*	
SQ1CSB*	
SQ1CSA*	
SQ1D[0..7]	
SQ2D[0..7]	
DRD[0..31]	
RETRYEN	
vmeRETRYO*	
PWRONIF	
nUIRQ	
UD[0..7]	

PanelIO
PanelIO.Sch

Power
Power.Sch

MGT
MGT.Sch

RXD1P	TXD2P
RXD1N	TXD2N
RXD2N	RFRECLKN
RXD2P	RFRECLKP

virtexconf
virtexconf.Sch

nINIT	nURD
nUIRQ	nUWR
TDO_PCI	DIN
UD[0..7]	TDI_PCI
nRESET	TCK
	TMS
	nTRST
	nUCS
	ULE
	UA[0..16]
	vmeSYSRESETI*
	SYSRESETO*
	nURESET

VMEP1
VMEP1.Sch

VMEMSTR	LI*
vmeASO*	vmeASI*
vmeWRITEO*	vmeLWORDI*
vmeDTACKO*	vmeDTACKI*
vmeLWORDO*	vmeWRITEI*
DTACKEN	vmeDSI*0
LA[00..31]	vmeDSI*1
ADIR	vmeBOUT*[0..3]
nAOE	vmeBCLRI*
ACKLAB	vmeBBSYI*
ACKBA	vmeACFAILI*
ALE	vmeACKIN*
vmeAM[0..5]	vmeRQI*[1..7]
vmeDSO*0	vmeBRI*[0..3]
vmeDSO*1	vmeSYSRESETI*
nAMOE	vmeBERRI*
AMDIR	vmeSYSFAILI*
AMCLKAB	nGA[0..5]
AMLE	
AMCLKBA	
vmeLACK*	
nDCHENA	
vmeBGIN*[0..3]	
LD[00..31]	
nDOE	
DDIR	
DCLKAB	
DLE	
DCLKBA	
vmeBBSYEN	
vmeBCLREN	
vmeBCLRO*	
vmeLACKOUT*	
nSYSCON	
vmeSYSFAILO*	
vmeBERRO*	
SYSRESETO*	
vmeBRO*[0..3]	
vmeRQO*[1..7]	

VMEP2
VMEP2.Sch


RETRYEN	vmeRETRYI*
vmeRETRYO*	nEVGIF
LA[00..31]	nEVRI*
ADIR	nIFHANDLE
nAOE	nPEVGIF
ACKLAB	nPEVRI*
ACKBA	nPIFHANDLE
ALE	
LD[00..31]	
nDOE	
DDIR	
DCLKAB	
DLE	
DCLKBA	
PMCI[0..31]	
IO[0..31]	
IOLE	
IOCLKAB	
IODIR[0..3]	
nIOOE	
IOCLKBA	
PWRONIF	


Transceivers
Transceivers.Sch


MOD_DEF[0..2]	TxDisable
TxFault	TXD1N
RxLOS	TXD1P
RXD1P	TXD2P
RXD1N	TXD2N
RXD2N	TXD3P
RXD2P	TXD3N


Ethernet
Ethernet.Sch


ETHCLK	ETHINT#
GNT1#	REQ1#
C/BE0#	RST#
C/BE1#	
C/BE2#	
C/BE3#	
DEVSEL#	
FRAME#	
IRDY#	
PAR	
PERR#	
SERR#	
STOP#	
TRDY#	
AD[10..31]	
AD[0..9]	




















Title
VME-EVG-230 - VME P2 connector and buffers

Size
A3








Micro-Research Finland Oy
Valittontie 83 C
FIN-00660 Helsinki


Revision
1


Date: 9-Mar-2010

Sheet 5 of 13

File: D:\mr\event\hw4\vmeevg230_2.ddb - Document: VME P2 Sch 8







Title VME-EVG-230 - 10/100 MAC & PHY		
Size A3	Micro-Research Finland Oy Valitalontie 83 C FIN-00660 Helsinki	Revision 1
Date: 9-Mar-2010	Sheet 7 of 13	
File: D:\mr\evnt\hw4\vmeevg230_2.ddb - Document	Sheet 7 of 13	