The SDA/SCL pins of the clock conditioner are swapped. As this is a dedicated I2C bus the correction can be made in firmware. The names of the nets should be updated for the next revision.