Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
T
tr-pmc
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 0
    • Issues 0
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • tr-pmc
  • Issues
  • #7

Closed
Open
Opened Mar 24, 2016 by Piotr Miedzik@qermit
  • Report abuse
  • New issue
Report abuse New issue

IO CLK hangs?

It seems that wb_serdes_clk_gen hangs under some conditions (hi=1ns lo=2ns).
Output is generated only on output 1

for i in 1 2 3 4 5 ; do eb-clock  -c ${i} -H 1 -L 2 dev/ttyUSB0; done
/ttyUSB0; done
IOHACK+4: 1f
IOHACK+4 modify: 1f
wide_period     = 9.000000
period_integer   = 0x9
period_high      = 0x1
period_fraction  = 0x0
phase_offset     = 0x0
bit_pattern_norm = 0010010010010010
bit_pattern_skip = 0010010001001001
IOHACK+4: 1f
IOHACK+4 modify: 1f
wide_period     = 9.000000
period_integer   = 0x9
period_high      = 0x1
period_fraction  = 0x0
phase_offset     = 0x0
bit_pattern_norm = 0010010010010010
bit_pattern_skip = 0010010001001001
IOHACK+4: 1f
IOHACK+4 modify: 1f
wide_period     = 9.000000
period_integer   = 0x9
period_high      = 0x1
period_fraction  = 0x0
phase_offset     = 0x0
bit_pattern_norm = 0010010010010010
bit_pattern_skip = 0010010001001001
IOHACK+4: 1f
IOHACK+4 modify: 1f
wide_period     = 9.000000
period_integer   = 0x9
period_high      = 0x1
period_fraction  = 0x0
phase_offset     = 0x0
bit_pattern_norm = 0010010010010010
bit_pattern_skip = 0010010001001001
IOHACK+4: 1f
IOHACK+4 modify: 1f
wide_period     = 9.000000
period_integer   = 0x9
period_high      = 0x1
period_fraction  = 0x0
phase_offset     = 0x0
bit_pattern_norm = 0010010010010010
bit_pattern_skip = 0010010001001001

If I set in folowed way:

  • hi=1ns
  • lo=2ns

I see picks with 1ns and 2ns width and clock generation not hang.

for i in 1 2 3 4 5 ; do eb-clock  -c ${i} -H 2 -L 1 dev/ttyUSB0; done
/ttyUSB0; done
IOHACK+4: 1f
IOHACK+4 modify: 1f
wide_period     = 9.000000
period_integer   = 0x9
period_high      = 0x2
period_fraction  = 0x0
phase_offset     = 0x0
bit_pattern_norm = 0010010010010010
bit_pattern_skip = 0010010001001001
IOHACK+4: 1f
IOHACK+4 modify: 1f
wide_period     = 9.000000
period_integer   = 0x9
period_high      = 0x2
period_fraction  = 0x0
phase_offset     = 0x0
bit_pattern_norm = 0010010010010010
bit_pattern_skip = 0010010001001001
IOHACK+4: 1f
IOHACK+4 modify: 1f
wide_period     = 9.000000
period_integer   = 0x9
period_high      = 0x2
period_fraction  = 0x0
phase_offset     = 0x0
bit_pattern_norm = 0010010010010010
bit_pattern_skip = 0010010001001001
IOHACK+4: 1f
IOHACK+4 modify: 1f
wide_period     = 9.000000
period_integer   = 0x9
period_high      = 0x2
period_fraction  = 0x0
phase_offset     = 0x0
bit_pattern_norm = 0010010010010010
bit_pattern_skip = 0010010001001001
IOHACK+4: 1f
IOHACK+4 modify: 1f
wide_period     = 9.000000
period_integer   = 0x9
period_high      = 0x2
period_fraction  = 0x0
phase_offset     = 0x0
bit_pattern_norm = 0010010010010010
bit_pattern_skip = 0010010001001001

Similar behavior observed on Exploder5a which means there is rather HDL.

Files

  • 160324_130843.png
  • 160324_131123.png
Assignee
Assign to
None
Milestone
None
Assign milestone
Time tracking
None
Due date
No due date
1
Labels
bug
Assign labels
  • View project labels
Reference: project/tr-pmc#7