PCI Output signals does not meet Timing Parameters
maximum CLK to Signal Valid Delay: 11ns measured CLK to Signal Valid Delay: 20ns