


Block Diagram




Only FCI 21p Conan® Mezzanine Receptacle is placed on carrier not actual device!

Copyright Cosylab 2018.
 This documentation describes Open Hardware and is licensed under the CERN OHL v1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v1.2. (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.2 for applicable conditions.

| | | | |
|---------------------|------------|-------------------------|-----------|
| Title Block Diagram | | | |
| Size A3 | Type SE | DWG.NO. CSL_FTRN_PMC | REV. B |
| SHEET 2 OF 13 | | | |


Power tree block scheme



Copyright Cosylab 2018.
This documentation describes Open Hardware and is licensed under the CERN OHL v1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v1.2. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.2 for applicable conditions.



| | | | |
|-------|------|-------------------------|---------|
| Title | | Power tree block scheme | |
| Size | Type | DWG. NO. | REV. |
| A3 | SE | CSL_FTRN_PMC | B |
| SHEET | | | 3 OF 13 |

Power entry and main DCDC power regulators





ROOM: POWER_ENTRY

LTM4619 input Voltage Range: 4.5V to 26.5V



ROOM: LTM4619_DCDC


LTM4628 input Voltage Range: 4.5V to 16V



ROOM: LTM4620_DCDC



5V power for LTM4619 and LTM4628 EXT VCC


















Optional CMC bezel connection to GND

- (1) - place capacitors at the regulator outputs
- (2) - place capacitors away from the regulator outputs

Copyright Cosylab 2018.
This documentation describes Open Hardware and is licensed under the CERN OHL v1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v1.2. (http://ohw.org/CERN/OHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.2 for applicable conditions.

| | | | | |
|-------|------|--------------|------|--|
| Title | | | | Power entry and main DCDC power regulators |
| Size | Type | DWG.No. | REV. | B |
| A3 | SE | CSL_FTRN_PMC | | |
| SHEET | | | | 4 OF 13 |

User interface - USB, Display, push buttons, HEX switch, LEDs





IMPORTANT! (USB1B)
Connect AGND to GND with as short a path as possible!




| | | | |
|-------|------|---|--------------|
| Title | | User interface - USB, Display, push buttons, HEX switch, LEDs | |
| Size | Type | DWG.No. | CSL_FTRN_PMC |
| A3 | SE | | |
| SHEET | | | 7 OF 13 |

Copyright Cossylab 2018.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohw.org/cernohl). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Cllocking: White Rabbit DAC, oscillators, PLL ; System clocks and clock crosspoint switch





- (7) WR_nDAC_CS1 >>> WR_nDAC_CS1
- (7) WR_nDAC_CS2 >>> WR_nDAC_CS2
- (7) WR_DAC_DIN >>> WR_DAC_DIN
- (7) WR_DAC_SCLK >>> WR_DAC_SCLK




Copyright Cosylab 2018.
 This documentation describes Open Hardware and is licensed under the CERN OHL v1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v1.2. (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.2 for applicable conditions.

| | | | | | |
|-------|------|---|--|-------|---------|
| Title | | Cllocking: White Rabbit DAC, oscillators, PLL ; System clocks and clock crosspoint switch | | REV. | B |
| Size | Type | CSL_FTRN_PMC | | | |
| A3 | SE | DWG.NO. | | SHEET | 8 OF 13 |

PMC host interface





IMPORTANT! (DRV4)
Place close to connector PN1, pin 13!



Bus switch enable (pulled low by FPGA after FPGA boot when FPGA enters user mode)



CPLD-FPGA JTAG chain <-> PMC connector JTAG pins



Copyright Cosylab 2018.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohw.org/cernohl). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

| | | | | |
|-------|------|--------------|--|--------------------|
| Title | | | | PMC host interface |
| Size | Type | DWG. NO. | | REV. |
| A3 | SE | CSL_FTRN_PMC | | B |
| SHEET | | | | 10 OF 13 |

IO block power supply, FPGA <-> IO block connections

- (12) LVTTIO_OUT_P_1 <-> LVTTIO_OUT_P_1
- (12) LVTTIO_OUT_N_1 <-> LVTTIO_OUT_N_1
- (12) #LVTTIO_OE_1 <-> #LVTTIO_OE_1
- (12) LVTTIO_IN_P_1 <-> LVTTIO_IN_P_1
- (12) LVTTIO_IN_N_1 <-> LVTTIO_IN_N_1
- (12) LVTTIO_TERM_EN_1 <-> LVTTIO_TERM_EN_1
- (12) LVTTIO_DIR_LED_1 <-> LVTTIO_DIR_LED_1
- (12) LVTTIO_ACT_LED_1 <-> LVTTIO_ACT_LED_1

- (12) LVTTIO_OUT_P_2 <-> LVTTIO_OUT_P_2
- (12) LVTTIO_OUT_N_2 <-> LVTTIO_OUT_N_2
- (12) #LVTTIO_OE_2 <-> #LVTTIO_OE_2
- (12) LVTTIO_IN_P_2 <-> LVTTIO_IN_P_2
- (12) LVTTIO_IN_N_2 <-> LVTTIO_IN_N_2
- (12) LVTTIO_TERM_EN_2 <-> LVTTIO_TERM_EN_2
- (12) LVTTIO_DIR_LED_2 <-> LVTTIO_DIR_LED_2
- (12) LVTTIO_ACT_LED_2 <-> LVTTIO_ACT_LED_2

- (12) LVTTIO_OUT_P_3 <-> LVTTIO_OUT_P_3
- (12) LVTTIO_OUT_N_3 <-> LVTTIO_OUT_N_3
- (12) #LVTTIO_OE_3 <-> #LVTTIO_OE_3
- (12) LVTTIO_IN_P_3 <-> LVTTIO_IN_P_3
- (12) LVTTIO_IN_N_3 <-> LVTTIO_IN_N_3
- (12) LVTTIO_TERM_EN_3 <-> LVTTIO_TERM_EN_3
- (12) LVTTIO_DIR_LED_3 <-> LVTTIO_DIR_LED_3
- (12) LVTTIO_ACT_LED_3 <-> LVTTIO_ACT_LED_3

- (13) LVTTIO_OUT_P_4 <-> LVTTIO_OUT_P_4
- (13) LVTTIO_OUT_N_4 <-> LVTTIO_OUT_N_4
- (13) #LVTTIO_OE_4 <-> #LVTTIO_OE_4
- (13) LVTTIO_IN_P_4 <-> LVTTIO_IN_P_4
- (13) LVTTIO_IN_N_4 <-> LVTTIO_IN_N_4
- (13) LVTTIO_TERM_EN_4 <-> LVTTIO_TERM_EN_4
- (12) LVTTIO_DIR_LED_4 <-> LVTTIO_DIR_LED_4
- (12) LVTTIO_ACT_LED_4 <-> LVTTIO_ACT_LED_4

- (13) LVTTIO_OUT_P_5 <-> LVTTIO_OUT_P_5
- (13) LVTTIO_OUT_N_5 <-> LVTTIO_OUT_N_5
- (13) #LVTTIO_OE_5 <-> #LVTTIO_OE_5
- (13) LVTTIO_IN_P_5 <-> LVTTIO_IN_P_5
- (13) LVTTIO_IN_N_5 <-> LVTTIO_IN_N_5
- (13) LVTTIO_TERM_EN_5 <-> LVTTIO_TERM_EN_5
- (7) LVTTIO_DIR_LED_5 <-> LVTTIO_DIR_LED_5
- (7) LVTTIO_ACT_LED_5 <-> LVTTIO_ACT_LED_5

(13) #LVTTL_IN_CLK_EN <-> #LVTTL_IN_CLK_EN

LOG1F

BANK 5A
LOWER LEFT

3.3V

LVTTL IO control signals

- N1 CLK14N_DQ1R
- M1 CLK14F_DQ1R
- N3 CLK15N_DQ1R
- N2 CLK15P_DQ1R
- N5 DQ1R_1
- P1 LVTTIO_TERM_EN_1
- P3 LVTTIO_ACT_LED_1
- R2 LVTTIO_DIR_LED_1
- R3 #LVTTIO_OE_1
- R6 LVTTIO_TERM_EN_2
- F1 LVTTIO_ACT_LED_2
- T2 LVTTIO_DIR_LED_2
- T3 #LVTTIO_OE_2
- T6 LVTTIO_TERM_EN_3
- U1 LVTTIO_ACT_LED_3
- U2 LVTTIO_DIR_LED_3
- U5 #LVTTIO_OE_3
- V1 LVTTIO_TERM_EN_4
- V4 LVTTIO_ACT_LED_4
- V5 LVTTIO_DIR_LED_4
- W1 #LVTTIO_OE_4
- W2 LVTTIO_TERM_EN_5
- N6 LVTTIO_ACT_LED_5
- P4 LVTTIO_DIR_LED_5
- P6 #LVTTL_IN_CLK_EN
- T4 IO_1F
- T5 IO_2F
- T7 IO_3F
- U4 IO_4F
- U6 IO_5F
- V2 IO_6F
- V7 IO_7F
- U3 DQS1R
- V3 DQS1R
- U7 IO_VREFB5A0

LOG1I

BANK 7C
TOP LEFT 2.5V


LVTTL IO data inputs

- A6 RX_T19N_DQS1T
- A5 RX_T19P_DQS1T
- C6 RX_T21N_DQ1T
- B6 RX_T21P_DQ1T
- E6 RX_T15N_DQ1T
- D6 RX_T15P_DQ1T
- F7 RX_T17N_DQ1T
- E7 RX_T17P_DQ1T
- H9 RX_T23N_DQ1T
- G9 RX_T23P_DQ1T
- D8 RX_T24N_DQ1T
- C8 RX_T24P_DQ1T
- E9 RX_T26N_DQ1T
- D9 RX_T26P_DQ1T
- H10 RX_T28N_DQ1T
- G10 RX_T28P_DQ1T

LVTTL IO data outputs

- A9 TX_T25N
- A8 TX_T25P_DQ1T
- C7 TX_T22N
- B7 TX_T22P_DQ1T
- D5 TX_T18N
- C5 TX_T18P_DQ1T
- G8 TX_T18P_DQ1T
- F8 TX_T20N
- J8 TX_T20P_DQ1T
- J9 TX_T16N
- K10 TX_T16P_DQ1T
- J10 TX_T27N
- J10 TX_T27P_DQ1T
- B9 TX_T29N
- B9 TX_T29P_DQ1T
- E10 DQ1T
- F10 IO_VREFB7C0


SAGXMA3D4F2713N



LOG1K

BANK 8A
TOP RIGHT 2.5V

Place resistor footprint over capacitor (optional AC-coupling)
only resistors will be placed!



- A23 RX_T86N_CLK21N
- A21 RX_T86P_CLK21P
- D21 TX_T82P
- E21 TX_T80P
- E21 TX_T89N_RZQ_6
- A20 TX_T85P_CLK00_CLKOP
- C19 RX_T81P_CLK23P
- D20 RX_T79P
- D20 TX_T87P
- C19 RX_T84N_CLK20T
- C22 RX_T88N_CLK20N
- C23 RX_T88P_CLK20P
- B19 RX_T81N_CLK23N
- F19 TX_T80N
- J19 TX_T80P
- J19 TX_T87N
- B21 RX_T83P_CLK22P
- D19 RX_T79N
- A22 TX_T85N_CLK01_CLKON
- H21 TX_T82N
- C21 RX_T83N_CLK22N
- C20 RX_T84P_CLKOUT2
- F20 IO_OK
- G20 IO_VREFB8A0




SAGXMA3D4F2713N

Copyright Cosylab 2018.
This documentation describes Open Hardware and is licensed under the CERN OHL v1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v1.2. (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.2 for applicable conditions.


| | | | | | |
|-------|------|--------------|--|--|----------|
| Title | | | | IO block power supply, FPGA <-> IO block connections | |
| Size | Type | DWG. NO. | | REV. | B |
| A3 | SE | CSL_FTRN_PMC | | | |
| SHEET | | | | | 11 OF 13 |

* - IO overvoltage protection bias circuit is based OHWR FMC-DIO-5CHTTLA

LVTTTL IO blocks 1-3






Z = 50R!



Copyright Cosylab 2018.
 This documentation describes Open Hardware and is licensed under the CERN OHL v1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v1.2. (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.2 for applicable conditions.

| | | | | | |
|-------|------|--------------|--|----------------------|----------|
| Title | | | | LVTTTL IO blocks 1-3 | |
| Size | Type | DWG.NO. | | REV. | B |
| A3 | SE | CSL_FTRN_PMC | | | |
| SHEET | | | | | 12 OF 13 |

LVTTTL IO blocks 4-5, IO CLOCK input



Z = 50R!

Copyright Cosylab 2018.
This documentation describes Open Hardware and is licensed under the CERN OHL v1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v1.2. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.2 for applicable conditions.

| | | | | | |
|-------|------|--------------------------------------|--|--------------|----------|
| Title | | LVTTTL IO blocks 4-5, IO CLOCK input | | REV. | B |
| Size | Type | DWG.NO. | | CSL_FTRN_PMC | |
| A3 | SE | | | SHEET | 13 OF 13 |