

# FAIR Timing Receiver (FTRN) PMC form factor - CSL\_FTRN\_PMC

SHEET	TITLE
1	TITLE PAGE
2	Block diagram
3	Power Tree
4	POWER DC-DC
5	POWER LDOs, FPGA BYPASS
6	FPGA configuration
7	FPGA user interface
8	WR clocking, system CLOCKS
9	PMC, SFP to FPGA
10	PMC host
11	IO to FPGA
12	IO blocks 1-3
13	IO blocks 4-5, IO clk


Value	Capacitors used
12p	0402, 50V, C0G, 1%
22p	0402, 50V, C0G, 1%
10n	0402, 25V, X7R, 10%
100n	0402, 25V, X7R, 10%
1u	0603, 16V, X7R, 10%
2.2u	1210, 100V, X7R, 10%
10u	1210, 25V, X7R, 10%
22u	1210, 10V, X7R, 10%
100u	1210, 10V, X5R, 20%

All resistors are SMD 0402, 63mW, 1% except where marked differently.

DATE	REVISION DESCRIPTION	DRAWN	REV
04.12.2014	Initial version	dslavinec	A
21.4.2015	Added fixes found during HDL synthesis check and changes during PCB layout	dslavinec, bpecnik	A
21.5.2015	PCB layout ready for review	dslavinec, bpecnik	A


Components marked DNP (Do Not Place) are foreseen for testing purposes.

19.9.2016	<p>Page 04:  - LTM4620 replaced with LTM4628  - LTM4628, core voltage rail set to 1.13V (R4, 68.1K),  - added resistors R380-R383, R370-R371 for configuration of DCDC converters  - added solder jumper SJMP2 to sense signals on LTM4628</p> <p>Page 05:  - LOG1P, VCCIO3A and VCCIO3D from 2.5V to 3.3V supply  - LOG1Q, VCCPD3 from 2.5V to 3.3V supply  - capacitors C147, C148, C151, C157, C159, C160 for FPGA BANK3 moved from 2.5V to 3.3V supply  - voltage indicator LED resistors (R21, R23, R26, R29) replaced with 10K</p> <p>Page 06:  - fixed bug, swapped signals SPI_SO_D1 and SPI_WP2_D2 on LOG1O  - SPIFLASHX4_1, N25Q512A13GF840E replaced with N25Q256A13EF840</p> <p>Page 07:  - fixed Title Block  - 10K pull-up resistors for display (R64-R70) replaced with 1K  - added buttons PBF2 parallel to PBF1 and PBP2 parallel to PBP1  - USB1A microcontroller, added pull-up and pull-down on URES (R94) and WAKEUP (R93) signals  - higher values for LED resistors</p> <p>Page 08:  - changed reference designators L1A &gt; L6, L1B &gt; L7, L1C &gt; L8</p> <p>Page 09:  - LOG1N (BANK GXB_L1), unused RX pins connected to GND  - LOG1M (BANK GXB_L0), unused RX and REFCLK pins connected to GND  - WR clock to LOG1L (BANK BD), added OR resistors (R390, R391, R392, R393) parallel to capacitors  - PCI clock to LOG1L (BANK BD) pins C15, B15, removed caps C348, C349, now clock is DC coupled  - removed LOG1K (BANK BA)  - moved BANK 4D to this page, for PCI bus signals, added GNT, REQ, INTxB-D</p> <p>Page 10:  - replaced voltage translators with bus switches (PCISW1-6) on PCI signals  - added OR resistors (R300-R355) between bus switches and PMC connectors  - added circuit for bus switches power (DSH2, R364, R363)  - added OR resistor (R362) on signal PCI_M66EN to GND</p> <p>Page 11:  - removed LOG1E (BANK 4D)  - placed LOG1K (BANK BA)  - on OSC_RFCK clock to BANK 8A, added OR resistors (R392, R393) parallel to capacitors  - changed Reference Designator J33_ODRV to JODRV_33</p> <p>Page 12:  - added OR resistors parallel to fuses on IOs  - different resistors for IO LEDs (swapped values)  - marked IO path with 50R impedance</p> <p>Page 13:  - added OR resistors parallel to fuses on IOs  - different resistors for IO LEDs (swapped values)  - marked IO path with 50R impedance</p>	dslavinec	B
15.11.2016	After review fixes, added JTAG to backplane connection: Page 06: - JTAG signals from JTAGCON1 routed through OR resistors to PN1/PN2 (p10) then back to DTV1 (PMC connector added parallel to JTAGCON1) Page 07: - FPGA PBF1, PBF2 button pull-up power supply from 2.5V to 3.3V - R72 is placed, R94 is DNP (Do Not Place) Page 10: - JTAG signals on PN1/PN2 connected parallel to JTAGCON1 on p06	dslavinec	B
21.4.2017	PCI bus switch enable bug fix: Page 09: - PCI_BSW_EN# signal connected to BANK4D Page 10: - PCI_BSW_EN# drives bus switch enable (pulled-up during FPGA boot, then FPGA enables bus switches by pulling line down)	dslavinec	B




	DRAWN	Dušan Slavinec		19.9.2016	
	CHECKED	-			
	APPROVED	-			
Title		FAIR Timing Receiver (FTRN) PMC form factor - CSL_FTRN_PMC			
Size		Type	CSL_FTRN_PMC	REV. B	
A3		SE	DWG.NO.		
1 OF 13					

# Block Diagram




Title Block Diagram		
Size A3	Type SE	DWG.NO. CSL_FTRN_PMC
		REV. B
		SHEET 2 OF 13

Power tree block scheme





	Title Power tree block scheme		
Size A3	Type SE	DWG.NO.	REV. B CSL_FTRN_PMC
			SHEET 3 OF 13

# Power entry and main DCDC power regulators







LTM4619 input Voltage Range: 4.5V to 26.5V






# FPGA and CPLD JTAG, FPGA gateware FLASH, User Flash






USB connector JTAG signals flow : U (USB connector) > C (PMC connector) > R (resistor) > B (buffer) > P (PROG - CPLD) > F (FPGA) > B > C > U  
 JTAGCON1 and PN1/PN2 JTAG signals are connected in parallel!





# User interface - USB, Display, push buttons, HEX switch, LEDs



# Clocking: White Rabbit DAC, oscillators, PLL ; System clocks and clock crosspoint switch




# Fiber SFP, PCI <> FPGA connections





Title Fiber SFP, PCI <> FPGA connections		
Size A3	Type SE	DWG.NO. CSL_FTRN_PMC
		REV. B
		SHEET 9 OF 13

# PMC host interface



# IO block power supply, FPGA <> IO block connections



## LOG1F

### BANK 5A LOWER LEFT

CLK14N\_DQ1R  
CLK14P\_DQ1R  
CLK15N\_DQ1R  
CLK15P\_DQ1R

#LVTIO\_OE\_1 <<

LVTIO\_IN\_P\_1 >> LVTIO\_IN\_N\_1

LVTIO\_IN\_N\_1 >>

LVTIO\_TERM\_EN\_1 << LVTIO\_TERM\_EN\_1

LVTIO\_DIR\_LED\_1 << LVTIO\_DIR\_LED\_1

LVTIO\_ACT\_LED\_1 << LVTIO\_ACT\_LED\_1

LVTIO\_OUT\_P\_2 << LVTIO\_OUT\_N\_2

LVTIO\_OUT\_N\_2 >>

#LVTIO\_OE\_2 <<

LVTIO\_IN\_P\_2 >> LVTIO\_IN\_N\_2

LVTIO\_IN\_N\_2 >>

LVTIO\_TERM\_EN\_2 << LVTIO\_TERM\_EN\_2

LVTIO\_DIR\_LED\_2 << LVTIO\_DIR\_LED\_2

LVTIO\_ACT\_LED\_2 << LVTIO\_ACT\_LED\_2

LVTIO\_OUT\_P\_3 << LVTIO\_OUT\_N\_3

LVTIO\_OUT\_N\_3 >>

#LVTIO\_OE\_3 <<

LVTIO\_IN\_P\_3 >> LVTIO\_IN\_N\_3

LVTIO\_IN\_N\_3 >>

LVTIO\_TERM\_EN\_3 << LVTIO\_TERM\_EN\_3

LVTIO\_DIR\_LED\_3 << LVTIO\_DIR\_LED\_3

LVTIO\_ACT\_LED\_3 << LVTIO\_ACT\_LED\_3

LVTIO\_OUT\_P\_4 << LVTIO\_OUT\_N\_4

LVTIO\_OUT\_N\_4 >>

#LVTIO\_OE\_4 <<

LVTIO\_IN\_P\_4 >> LVTIO\_IN\_N\_4

LVTIO\_IN\_N\_4 >>

LVTIO\_TERM\_EN\_4 << LVTIO\_TERM\_EN\_4

LVTIO\_DIR\_LED\_4 << LVTIO\_DIR\_LED\_4

LVTIO\_ACT\_LED\_4 << LVTIO\_ACT\_LED\_4

LVTIO\_OUT\_P\_5 << LVTIO\_OUT\_N\_5

LVTIO\_OUT\_N\_5 >>

#LVTIO\_OE\_5 <<

LVTIO\_IN\_P\_5 >> LVTIO\_IN\_N\_5

LVTIO\_IN\_N\_5 >>

LVTIO\_TERM\_EN\_5 << LVTIO\_TERM\_EN\_5

LVTIO\_DIR\_LED\_5 << LVTIO\_DIR\_LED\_5

LVTIO\_ACT\_LED\_5 << LVTIO\_ACT\_LED\_5

LVTIO\_IN\_N\_1 A9

LVTIO\_IN\_P\_1 A8

LVTIO\_IN\_N\_2 C7

LVTIO\_IN\_P\_2 B7

LVTIO\_IN\_N\_3 D5

LVTIO\_IN\_P\_3 C5

LVTIO\_IN\_N\_4 G8

LVTIO\_IN\_P\_4 F8

LVTIO\_IN\_N\_5 J8

LVTIO\_IN\_P\_5 J9

LVTIO\_IN\_N\_6 K10

LVTIO\_IN\_P\_7 J10


LVTIO\_IN\_N\_8 C9

LVTIO\_IN\_P\_9 B9

LVTIO\_IN\_N\_10 E10

DQ1T

IO\_VREFB7CN0



## LOG1I

### BANK 7C TOP LEFT 2.5V

RX\_T19N\_DQSN1T

RX\_T19P\_DQS1T

RX\_T21N\_DQ1T

RX\_T21P\_DQ1T

RX\_T15N\_DQ1T

RX\_T15P\_DQ1T

RX\_T17N\_DQ1T

RX\_T17P\_DQ1T

RX\_T23N\_DQ1T

RX\_T23P\_DQ1T

RX\_T24N\_DQ1T

RX\_T24P\_DQ1T

RX\_T26N\_DQ1T

RX\_T26P\_DQ1T

RX\_T28N\_DQ1T

RX\_T28P\_DQ1T

LVTIO\_IN\_N\_1 A9

LVTIO\_IN\_P\_1 A8

LVTIO\_IN\_N\_2 C7

LVTIO\_IN\_P\_2 B7

LVTIO\_IN\_N\_3 D5

LVTIO\_IN\_P\_3 C5

LVTIO\_IN\_N\_4 G8

LVTIO\_IN\_P\_4 F8

LVTIO\_IN\_N\_5 J8

LVTIO\_IN\_P\_5 J9

LVTIO\_IN\_N\_6 K10

LVTIO\_IN\_P\_7 J10

LVTIO\_IN\_N\_8 C9

LVTIO\_IN\_P\_9 B9


E10

DQ1T

IO\_VREFB7CN0

OSC

Place resistor footprint over capacitor (optional AC-coupling)  
Only resistors will be placed!



## LOG1K

### BANK 8A 2.5V

TOP RIGHT

RX\_T86N\_CLK21N

RX\_T86P\_CLK21P

TX\_T82P

TX\_T89P

E21

G21

TX\_T89N\_RZQ\_6

TX\_T85P\_CLK00,CLKOP

A20

C19

TX\_T79P

H19

TX\_T87P

D20

RX\_T84N\_CLKOUT3

RX\_T88N\_CLK20N

RX\_T88P\_CLK20P

B19

TX\_T81N\_CLK23N


F19

TX\_T80N


E19

TX\_T80P

# LVTTL IO blocks 1-3




**Z = 50R !**



Title LVTTL IO blocks 1-3		
Size A3	Type SE	DWG.NO. CSL_FTRN_PMC
Sheet 12 OF 13		REV. B

# LVTTL IO blocks 4-5, IO CLOCK input



	Title LVTTL IO blocks 4-5, IO CLOCK input		
Size A3	Type SE	DWG.NO. CSL_FTRN_PMC	REV. B
SHEET 13 OF 13			