


[illegible]

Value	Capacitors used
12p	0402, 50V, C0G, 1%
22p	0402, 50V, C0G, 1%
10n	0402, 25V, X7R, 10%
100n	0402, 25V, X7R, 10%
1u	0603, 16V, X7R, 10%
2.2u	1210, 100V, X7R, 10%
10u	1210, 25V, X7R, 10%
22u	1210, 10V, X7R, 10%
100u	1210, 10V, X5R, 20%

All resistors are SMD 0402, 63mW, 1% except where marked differently.

Components marked DNP  
(Do Not Place) are foreseen  
for testing purposes.



Copyright Cosylab 2018.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

DRAWN	Dusan Slavinec		19.9.2016
CHECKED	-		
APPROVED	-		

Title FAIR Timing Receiver (FTRN) PMC form factor - CSL_FTRN_PMC			
Size	Type	CSL_FTRN_PMC	REV.
A3	SE		C
DWG.NO.			
		SHEET	
		1 OF 13	

# Block Diagram



Only FCI 21p Conan® Mezzanine Receptacle is placed on carrier not actual device!


Copyright Cosylab 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.2 for applicable conditions.

Title Block Diagram

Size	Type	REV
A3	SE	B
DWG. NO.	CSL_FTRN_PMC	
SHEET		2 OF 13


# Power tree block scheme




Copyright Cosylab 2018.  
This documentation describes Open Hardware and is licensed under the CERN OHL v1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v1.2. (<http://ohwr.org/CERNOHL/>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.2 for applicable conditions.

Title				
Power tree block scheme				
Size	Type	DWG.NO.		REV.
A3	SE	CSL_FTRN_PMC		B
				SHEET
				3 OF 13



## Power entry and main DCDC power regulators




**LTM4619 input Voltage Range: 4.5V to 26.5V**



**LTM4628 input Voltage Range: 4.5V to 16V**



### Optional CMC bezel connection to GND




- (1) - place capacitors at the regulator outputs
- (2) - place capacitors away from the regulator outputs

Copyright Cosylab 2018.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Title		
Power entry and main DCDC power regulators		
Size	Type	DWG.NO.
A3	SE	CSL_FTRN_PMC



FPGA and CPLD JTAG, FPGA gateway FLASH, User Flash




**JTAGCON1 and PN1/PN2 JTAG signals are connected in parallel when DIP switch is on!**





```

i_ROOM: JTAG_INPUT


```





FPGA configuration  
and JTAG LOG10





Board ID ROM, temp. sensor




User FLASH




## Reset supervisors



ROOM: PROG\_CPLD



LOG1H




Copyright Cosylab 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Title				FPGA and CPLD JTAG, FPGA gateway FLASH, User Flash			
Size	Type	DWG.NO.				REV.	
A3	SE	CSL_FTRN_PMC				B	
						SHEET	
						6 OF	13




# User interface - USB, Display, push buttons, HEX switch, LEDs









## Fiber SFP, PCI <> FPGA connections



Place resistor footprint over capacitor (optional AC-coupling)  
Only resistors will be placed!



SWAP pins as needed inside and between banks 3D and 4D



Keep DQ and IO\_VREF not connected

Keep DQ and IO\_VREF  
not connected




Copyright Cosylab 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohw.cern.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Title	Fiber SFP, PCI <> FPGA connections
-------	------------------------------------

Size A3	Type SE	DWG.NO.	CSL_FTRN_PMC	REV. B
				SHEET 0 OF 12



# PMC host interface



Bus switch enable (pulled low by FPGA after FPGA boot when FPGA enters user mode)

(9) PCI\_BSW\_EN# >>> PCI\_BSW\_EN# 1K R356 OV3\_3

CPLD-FPGA JTAG chain <--> PMC connector JTAG pins






Copyright Cosylab 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v1.2. (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.2 for applicable conditions.


Title				PMC host interface	
Size	A3	Type	SE	DWG.No.	CSL_FTRN_PMC
				REV.	B
				SHEET	10 OF 13



# LVTTTL IO blocks 1-3



**Z = 50R !**



Copyright Cosylab 2018.  
This documentation describes Open Hardware and is licensed under the CERN OHL v1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v1.2. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.2 for applicable conditions.

Title		LVTTTL IO blocks 1-3			
Size	Type	DWG.NO.			REV.
A3	SE	CSL_FTRN_PMC			B
SHEET					
12 OF 13					

[illegible]

Copyright Cosylab 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v1.2. (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v1.2 for applicable conditions.

Title		LVTTTL IO blocks 4-5, IO CLOCK input	
Size	Type	CSL_FTRN_PMC	REV.
A3	SE		B
DWG.NO.		SHEET 13 OF 13	