


FAIR Timing Receiver (FTRN) PMC form factor - CSL_FTRN_PMC

SHEET	TITLE
1	TITLE PAGE
2	Block diagram
3	Power Tree
4	POWER DC-DC
5	POWER LDOs, FPGA BYPASS
6	FPGA configuration
7	FPGA user interface
8	WR clocking, system CLOCKS
9	PMC, SFP to FPGA
10	PMC host
11	IO to FPGA
12	IO blocks 1-3
13	IO blocks 4-5, IO clk

Value	Capacitors used
12p	0402, 50V, C0G, 1%
22p	0402, 50V, C0G, 1%
10n	0402, 25V, X7R, 10%
100n	0402, 25V, X7R, 10%
1u	0603, 16V, X7R, 10%
2.2u	1210, 100V, X7R, 10%
10u	1210, 25V, X7R, 10%
22u	1210, 10V, X7R, 10%
100u	1210, 10V, X5R, 20%

All resistors are SMD 0402, 63mW, 1% except where marked differently.


Components marked DNP (Do Not Place) are foreseen for testing purposes.



DATE	REVISION DESCRIPTION	DRAWN	REV
04.12.2014	Initial version	dslavinec	A
21.4.2015	Added fixes found during HDL synthesis check and changes during PCB layout	dslavinec, bpecnik	A
21.5.2015	PCB layout ready for review	dslavinec, bpecnik	A

DRAWN	Dušan Slavinec	04.12.2014
CHECKED	-	
APPROVED	-	
Title FAIR Timing Receiver (FTRN) PMC form factor - CSL_FTRN_PMC		
Size A3	Type SE	REV. A
DWG.NO.	CSL_FTRN_PMC	SHEET 1 OF 13


Block Diagram




Title: Block Diagram

Size A3	Type SE	DWG.NO.	REV. A
---------	---------	---------	--------


CSL_FTRN_PMC			SHEET 2 OF 13
--------------	--	--	---------------




Power entry and main DCDC power regulators




LTM4619 input Voltage Range: 4.5V to 26.5V



LTM4620 input Voltage Range: 4.5V to 16V




5V power for LTM4619 and LTM4620 EXTVCC




- (1) - place capacitors on the regulator outputs
- (2) - place capacitors away from the regulator outputs

Title		Power entry and main DCDC power regulators	
Size	Type	DWG.NO.	REV.
A3	SE	CSL_FTRN_PMC	A




FPGA and CPLD JTAG, FPGA gateware FLASH, User Flash




USB connector JTAG signals flow : C (connector) > R (resistor) > B (buffer) > P (PROG - CPLD) > F (FPGA) > B > C



ROOM: JTAG INPUT





ROOM: MEMORY




Title		
FPGA and CPLD JTAG, FPGA gateware FLASH, User Flash		
Size	Type	REV.
A3	SE	DWG.NO. CSL_FTRN_PMC
		SHEET 6 OF 13


User interface - USB, Display, push buttons, HEX switch, LEDs






Fiber SFP, PCI <> FPGA connections







IO block power supply, FPGA <> IO block connections




LVTIO IO control signals





LVTTL IO data inputs



LVTTL IO data outputs



LVTTL IO blocks 1-3



Title LVTTL IO blocks 1-3		
Size A3	Type SE	REV. A
DWG.NO.	CSL_FTRN_PMC	SHEET 12 OF 13

LVTTL IO blocks 4-5, IO CLOCK input

