

FAIR Timing Receiver (FTRN) PMC form factor - CSL_FTRN_PMC


SHEET	TITLE
1	TITLE PAGE
2	Block diagram
3	Power Tree
4	POWER DC-DC
5	POWER LDOs, FPGA BYPASS
6	FPGA configuration
7	FPGA user interface
8	WR clocking, system CLOCKS
9	PMC, SFP to FPGA
10	PMC host
11	IO to FPGA
12	IO blocks 1-3
13	IO blocks 4-5, IO clk

DATE	REVISION DESCRIPTION	DRAWN	REV
04.12.2014	Initial version	dslavinec	A
21.4.2015	Added fixes found during HDL synthesis check and changes during PCB layout	dslavinec, bpecnik	A
21.5.2015	PCB layout ready for review	dslavinec, bpecnik	A
19.9.2016	<p>Page 04:</p> <ul style="list-style-type: none">- LTM4620 replaced with LTM4628- LTM4628, core voltage rail set to 1.13V (R4, 68.1K),- added resistors R380-R383, R370-R371 for configuration of DCDC converters- added solder jumper SJMP2 to sense signals on LTM4628 <p>Page 05:</p> <ul style="list-style-type: none">- LOG1P, VCCIO3A and VCCIO3D from 2.5V to 3.3V supply- LOG1Q, VCCPD3 from 2.5V to 3.3V supply- capacitors C147, C148, C151, C157, C159, C160 for FPGA BANK3 moved from 2.5V to 3.3V supply- voltage indicator LED resistors (R21, R23, R26, R29) replaced with 10K <p>Page 06:</p> <ul style="list-style-type: none">- fixed bug, swapped signals SPI_SO_D1 and SPI_WP2_D2 on LOG1O- SPIFLASHX4_1, N25Q512A13GF840E replaced with N25Q256A13EF840 <p>Page 07:</p> <ul style="list-style-type: none">- fixed Title Block- 10K pull-up resistors for display (R64-R70) replaced with 1K- added buttons PBF2 parallel to PBF1 and PBP2 parallel to PBP1- USB1A microcontroller, added pull-up and pull-down on URES (R94) and WAKEUP (R93) signals- higher values for LED resistors <p>Page 08:</p> <ul style="list-style-type: none">- changed reference designators L1A > L6, L1B > L7, L1C > L8 <p>Page 09:</p> <ul style="list-style-type: none">- LOG1N (BANK GXB_L1), unused RX pins connected to GND- LOG1M (BANK GXB_L0), unused RX and REFCLK pins connected to GND- WR clock to LOG1L (BANK 8D), added 0R resistors (R390, R391, R392, R393) parallel to capacitors- PCI clock to LOG1L (BANK 8D) pins C15, B15, removed caps C348, C349, now clock is DC coupled- removed LOG1K (BANK 8A)- moved BANK 4D to this page, for PCI bus signals, added GNT, REQ, INTxB-D <p>Page 10:</p> <ul style="list-style-type: none">- replaced voltage translators with bus switches (PCISW1-6) on PCI signals- added 0R resistors (R300-R355) between bus switches and PMC connectors- added circuit for bus switches power (DSH2, R364, R363)- added 0R resistor (R362) on signal PCI_M66EN to GND <p>Page 11:</p> <ul style="list-style-type: none">- removed LOG1E (BANK 4D)- placed LOG1K (BANK 8A)- on OSC_RFCX clock to BANK 8A, added 0R resistors (R392, R393) parallel to capacitors- changed Reference Designator J33_ODRV to JODRV_33 <p>Page 12:</p> <ul style="list-style-type: none">- added 0R resistors parallel to fuses on IOs- different resistors for IO leds (swapped values)- marked IO path with 50R impedance <p>Page 13:</p> <ul style="list-style-type: none">- added 0R resistors parallel to fuses on IOs- different resistors for IO leds (swapped values)- marked IO path with 50R impedance	dslavinec	B
15.11.2016	<p>After review fixes, added JTAG to backplane connection:</p> <p>Page 06:</p> <ul style="list-style-type: none">- JTAG signals from JTAGCON1 routed through 0R resistors to PN1/PN2 (p10) then back to DTV1 (PMC connector added parallel to JTAGCON1) <p>Page 07:</p> <ul style="list-style-type: none">- FPGA PBF1, PBF2 button pull-up power supply from 2.5V to 3.3V- R72 is placed, R94 is DNP (Do Not Place) <p>Page 10:</p> <ul style="list-style-type: none">- JTAG signals on PN1/PN2 connected parallel to JTAGCON1 on p06	dslavinec	B
21.4.2017	<p>PCI bus switch enable bug fix:</p> <p>Page 09:</p> <ul style="list-style-type: none">- PCI_BSW_EN# signal connected to BANK4D <p>Page 10:</p> <ul style="list-style-type: none">- PCI_BSW_EN# drives bus switch enable (pulled-up during FPGA boot, then FPGA enables bus switches by pulling line down)	dslavinec	B

Value	Capatitors used
12p	0402, 50V, C0G, 1%
22p	0402, 50V, C0G, 1%
10n	0402, 25V, X7R, 10%
100n	0402, 25V, X7R, 10%
1u	0603, 16V, X7R, 10%
2.2u	1210, 100V, X7R, 10%
10u	1210, 25V, X7R, 10%
22u	1210, 10V, X7R, 10%
100u	1210, 10V, X5R, 20%


All resistors are SMD 0402, 63mW, 1% except where marked differently.

Components marked DNP (Do Not Place) are foreseen for testing purposes.




DRAWN	Dušan Slavinec		19.9.2016
CHECKED	-		
APPROVED	-		
	Title FAIR Timing Receiver (FTRN) PMC form factor - CSL_FTRN_PMC		
	Size A3	Type SE	REV. B
	DWG.NO. CSL_FTRN_PMC		
			SHEET 1 OF 13


Block Diagram




Power tree block scheme





Power entry and main DCDC power regulators



LTM4619 input Voltage Range: 4.5V to 26.5V





LTM4628 input Voltage Range: 4.5V to 16V



- (1) - place capacitors on the regulator outputs
- (2) - place capacitors away from the regulator outputs



Title			
Power entry and main DCDC power regulators			
Size	Type	DWG.NO.	REV.
A3	SE	CSL_FTRN_PMC	B
			SHEET
			4 OF 13

FPGA decoupling, LDO regulators, power indicators



IMPORTANT! (LOG1Q)
In the PCB layout, the traces from FPGA pins D26 and AE1 to the R11 and R12 resistors need to be routed so that they avoid any aggressor signals. R11 and R12 must be 1% or better!


IMPORTANT!
Separate VCC and VCCP planes into two different power layers on the PCB!




Title				FPGA decoupling, LDO regulators, power indicators	
Size	A3	Type	SE	DWG.NO.	REV. B
CSL_FTRN_PMC				SHEET 5 OF 13	

FPGA and CPLD JTAG, FPGA gateway FLASH, User Flash


USB connector JTAG signals flow : U (USB connector) > C (PMC connector) > R (resistor) > B (buffer) > P (PROG - CPLD) > F (FPGA) > B > C > U
JTAGCON1 and PN1/PN2 JTAG signals are connected in parallel!





ROOM: JTAG INPUT



ROOM: MEMORY



ROOM: PROG_CPLD




LOG1H

BANK 7A






TOP LEFT 3.3V

RX_T1N
RX_T1P
RX_T2N_DEV_CLRN
RX_T2P_DEV_OE
RX_T4N_CRC_ERROR
RX_T4P_CVP_CONFDONE
RX_T6N_NCEO
RX_T6P_INIT_DONE
TX_T5N_PR_REQUEST
TX_T5P_PR_DONE
TX_T7N_PR_READY
TX_T7P_PR_ERROR
IO_0H
IO_RZQ_5
IO_VREFB7A0
NPERSTL0
5AGXMA3D4F27I3N

Title					FPGA and CPLD JTAG, FPGA gateway FLASH, User Flash
Size	Type	DWG.NO.			REV.
A3	SE	CSL_FTRN_PMC			B
				SHEET 6 OF 13	


[illegible]

Clocking: White Rabbit DAC, oscillators, PLL ; System clocks and clock crosspoint switch




Fiber SFP, PCI <> FPGA connections

SFP <> FPGA connection




ROOM: SFP

LOG1J




LOG1N




SWAP pins as needed inside and between banks 3D and 4D

PMC PCI <> FPGA




Keep DQ and IO_VREF not connected

LOG1B




Keep DQ and IO_VREF not connected


Place resistor footprint over capacitor (optional AC-coupling)
Only resistors will be placed!



LOG1L




LOG1M




Title Fiber SFP, PCI <> FPGA connections

Size A3 Type SE DWG.NO. CSL_FTRN_PMC REV. B

SHEET 9 OF 13





PMC host interface




IMPORTANT! (DRV4)
Place close to connector PN1,
pin 13!

ROOM: PMC

Figure 4-2: PCI-Compliant Target Device Signals




USB JTAG connector <---> PMC connector, buffer, CPLD-FPGA




Place resistors close to PN1, PN2 connector pins!


VCC for bus switches, see
- https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ds/ds_stratix_pci_bd.pdf
- https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/an/an330.pdf





IO block power supply, FPGA <=> IO block connections




LOG1F




LOG1I



Place resistor footprint over capacitor (optional AC-coupling)
Only resistors will be placed!






LOG1K




* - IO overvoltage protection bias circuit is based OHWR FMC-DIO-5CHTTLA

Title		IO block power supply, FPGA <=> IO block connections		
Size	Type	DWG.NO. CSL_FTRN_PMC		REV. B
A3	SE			SHEET 11 OF 13

LVTTTL IO blocks 1-3






— Z = 50R !



Title LVTTTL IO blocks 1-3			
Size A3	Type SE	DWG.NO. CSL_FTRN_PMC	REV. B
SHEET 12 OF 13			

LVTTL IO blocks 4-5, IO CLOCK input



— Z = 50R !