


FAIR Timing Receiver (FTRN) PMC form factor - CSL_FTRN_PMC

SHEET	TITLE
1	TITLE PAGE
2	Block diagram
3	Power Tree
4	POWER DC-DC
5	POWER LDOs, FPGA BYPASS
6	FPGA configuration
7	FPGA user interface
8	WR clocking, system CLOCKS
9	PMC, SFP to FPGA
10	PMC host
11	IO to FPGA
12	IO blocks 1-3
13	IO blocks 4-5, IO clk

Value	Capatitors used
12p	0402, 50V, C0G, 1%
22p	0402, 50V, C0G, 1%
10n	0402, 25V, X7R, 10%
100n	0402, 25V, X7R, 10%
1u	0603, 16V, X7R, 10%
2.2u	1210, 100V, X7R, 10%
10u	1210, 25V, X7R, 10%
22u	1210, 10V, X7R, 10%
100u	1210, 10V, X5R, 20%

All resistors are SMD 0402, 63mW, 1% except where marked differently.


Components marked DNP (Do Not Place) are foreseen for testing purposes.



DATE	REVISION DESCRIPTION	DRAWN	REV
04.12.2014	Initial version	dslavinec	A
21.4.2015	Added fixes found during HDL synthesis check and changes during PCB layout	dslavinec, bpecnik	A
21.5.2015	PCB layout ready for review	dslavinec, bpecnik	A


DRAWN	Dušan Slavinec		04.12.2014
CHECKED	-		
APPROVED	-		
Title FAIR Timing Receiver (FTRN) PMC form factor - CSL_FTRN_PMC			
Size A3	Type SE	CSL_FTRN_PMC	REV. A
DWG.NO.			SHEET 1 OF 13

Block Diagram




Title					Block Diagram	
Size	Type	DWG.NO.			CSL_FTRN_PMC	REV. A
A3	SE					SHEET 2 OF 13

Power tree block scheme




Title				Power tree block scheme	
Size	Type	SE	DWG.NO.	REV.	A
A3	SE				
CSL_FTRN_PMC				SHEET	
				3 OF 13	


Power entry and main DCDC power regulators




LTM4619 input Voltage Range: 4.5V to 26.5V



LTM4620 input Voltage Range: 4.5V to 16V



5V power for LTM4619 and LTM4620 EXTVC



- (1) - place capacitors on the regulator outputs
- (2) - place capacitors away from the regulator outputs

Title				
Power entry and main DCDC power regulators				
Size	Type	DWG.NO.		REV.
A3	SE	CSL_FTRN_PMC		A
				SHEET
				4 OF 13

[illegible]




IMPORTANT! (LOG1Q)
In the PCB layout, the traces from FPGA pins D26 and AE1 to the R11 and R12 resistors need to be routed so that they avoid any aggressor signals. R11 and R12 must be 1% or better!

IMPORTANT!
Separate VCC and VCCP planes into two different power layers on the PCB!


	Title FPGA decoupling, LDO regulators, power indicators			
	Size A3	Type SE	DWG.NO. CSL_FTRN_PMC	REV. A
			SHEET 5 OF 13	

FPGA and CPLD JTAG, FPGA gateway FLASH, User Flash


USB connector JTAG signals flow : C (connector) > R (resistor) > B (buffer) > P (PROG - CPLD) > F (FPGA) > B > C




FPGA configuration and JTAG



Reset supervisors















LOG1H





	Title				FPGA and CPLD JTAG, FPGA gateway FLASH, User Flash	
	Size	Type	CSL_FTRN_PMC			REV.
	A3	SE	DWG.NO.	A		
					SHEET	
				6 OF 13		

User interface - USB, Display, push buttons, HEX switch, LEDs








IMPORTANT! (USB1B)
Connect AGND to GND with as short a path as possible!







User interface - USB, Display, push buttons, HEX switch, LEDs

5	4	3	2	1
---	---	---	---	---







Title Clocking: White Rabbit DAC, oscillators, PLL ; System clocks and clock crosspoint switch			
Size A3	Type SE	DWG.NO. CSL_FTRN_PMC	REV. A
			SHEET 8 OF 13



Fiber SFP, PCI <> FPGA connections



ROOM: SFP




PMC PCI <> FPGA



Title Fiber SFP, PCI <> FPGA connections			
Size A3	Type SE	DWG.NO. CSL_FTRN_PMC	REV. A
			SHEET 9 OF 13

PMC host interface



IO block power supply, FPGA <=> IO block connections





(12) LVTIO_OUT_P_1 <-> LVTIO_OUT_P_1
(12) LVTIO_OUT_N_1 <-> LVTIO_OUT_N_1
(12) #LVTIO_OE_1 <-> #LVTIO_OE_1
(12) LVTIO_IN_P_1 <-> LVTIO_IN_P_1
(12) LVTIO_IN_N_1 <-> LVTIO_IN_N_1
(12) LVTIO_TERM_EN_1 <-> LVTIO_TERM_EN_1
(12) LVTIO_DIR_LED_1 <-> LVTIO_DIR_LED_1
(12) LVTIO_ACT_LED_1 <-> LVTIO_ACT_LED_1

(12) LVTIO_OUT_P_2 <-> LVTIO_OUT_P_2
(12) LVTIO_OUT_N_2 <-> LVTIO_OUT_N_2
(12) #LVTIO_OE_2 <-> #LVTIO_OE_2
(12) LVTIO_IN_P_2 <-> LVTIO_IN_P_2
(12) LVTIO_IN_N_2 <-> LVTIO_IN_N_2
(12) LVTIO_TERM_EN_2 <-> LVTIO_TERM_EN_2
(12) LVTIO_DIR_LED_2 <-> LVTIO_DIR_LED_2
(12) LVTIO_ACT_LED_2 <-> LVTIO_ACT_LED_2

(12) LVTIO_OUT_P_3 <-> LVTIO_OUT_P_3
(12) LVTIO_OUT_N_3 <-> LVTIO_OUT_N_3
(12) #LVTIO_OE_3 <-> #LVTIO_OE_3
(12) LVTIO_IN_P_3 <-> LVTIO_IN_P_3
(12) LVTIO_IN_N_3 <-> LVTIO_IN_N_3
(12) LVTIO_TERM_EN_3 <-> LVTIO_TERM_EN_3
(12) LVTIO_DIR_LED_3 <-> LVTIO_DIR_LED_3
(12) LVTIO_ACT_LED_3 <-> LVTIO_ACT_LED_3




(13) LVTIO_OUT_P_4 <-> LVTIO_OUT_P_4
(13) LVTIO_OUT_N_4 <-> LVTIO_OUT_N_4
(13) #LVTIO_OE_4 <-> #LVTIO_OE_4
(13) LVTIO_IN_P_4 <-> LVTIO_IN_P_4
(13) LVTIO_IN_N_4 <-> LVTIO_IN_N_4
(13) LVTIO_TERM_EN_4 <-> LVTIO_TERM_EN_4
(13) LVTIO_DIR_LED_4 <-> LVTIO_DIR_LED_4
(13) LVTIO_ACT_LED_4 <-> LVTIO_ACT_LED_4

(13) LVTIO_OUT_P_5 <-> LVTIO_OUT_P_5
(13) LVTIO_OUT_N_5 <-> LVTIO_OUT_N_5
(13) #LVTIO_OE_5 <-> #LVTIO_OE_5
(13) LVTIO_IN_P_5 <-> LVTIO_IN_P_5
(13) LVTIO_IN_N_5 <-> LVTIO_IN_N_5
(13) LVTIO_TERM_EN_5 <-> LVTIO_TERM_EN_5
(13) LVTIO_DIR_LED_5 <-> LVTIO_DIR_LED_5
(13) LVTIO_ACT_LED_5 <-> LVTIO_ACT_LED_5






* - IO overvoltage protection bias circuit is based OHWR FMC-DIO-5CHTTLA

Title IO block power supply, FPGA <=> IO block connections				REV. A
Size A3	Type SE	DWG.NO.	CSL_FTRN_PMC	
SHEET 11 OF 13				



LVTTL IO blocks 4-5, IO CLOCK input



Title		LVTTL IO blocks 4-5, IO CLOCK input		
Size	Type	CSL_FTRN_PMC		REV. A
A3	SE	DWG.NO.	SHEET 13 OF 13	