

FAIR Timing Receiver (FTRN) PMC form factor - CSL_FTRN_PMC


SHEET	TITLE
1	TITLE PAGE
2	Block diagram
3	Power Tree
4	POWER DC-DC
5	POWER LDOs, FPGA BYPASS
6	FPGA configuration
7	FPGA user interface
8	WR clocking, system CLOCKS
9	PMC, SFP to FPGA
10	PMC host
11	IO to FPGA
12	IO blocks 1-3
13	IO blocks 4-5, IO clk

Value	Capatitors used
12p	0402, 50V, C0G, 1%
22p	0402, 50V, C0G, 1%
10n	0402, 25V, X7R, 10%
100n	0402, 25V, X7R, 10%
1u	0603, 16V, X7R, 10%
2.2u	1210, 100V, X7R, 10%
10u	1210, 25V, X7R, 10%
22u	1210, 10V, X7R, 10%
100u	1210, 10V, X5R, 20%

All resistors are SMD 0402, 63mW, 1% except where marked differently.


Components marked DNP (Do Not Place) are foreseen for testing purposes.

DATE	REVISION DESCRIPTION	DRAWN	REV
04.12.2014	Initial version	dslavinec	A
21.4.2015	Added fixes found during HDL synthesis check and changes during PCB layout	dslavinec, bpecnik	A
21.5.2015	PCB layout ready for review	dslavinec, bpecnik	A
19.9.2016	<div>Page 04:<ul style="list-style-type: none">- LTM4620 replaced with LTM4628- LTM4628, core voltage rail set to 1.13V (R4, 68.1K).- added resistors R380-R383, R370-R371 for configuration of DCDC converters- added solder jumper SJMP2 to sense signals on LTM4628</div> <div>Page 05:<ul style="list-style-type: none">- LOG1P, VCCIO3A and VCCIO3D from 2.5V to 3.3V supply- LOG1Q, VCCPD3 from 2.5V to 3.3V supply- capacitors C147, C148, C151, C157, C159, C160 for FPGA BANK3 moved from 2.5V to 3.3V supply- voltage indicator LED resistors (R21, R23, R26, R29) replaced with 10K</div> <div>Page 06:<ul style="list-style-type: none">- fixed bug, swapped signals SPI_SO_D1 and SPI_WP2_D2 on LOG1O- SPIFLASHX4_1, N25Q512A13GF840E replaced with N25Q256A13EF840</div> <div>Page 07:<ul style="list-style-type: none">- fixed Title Block- 10K pull-up resistors for display (R64-R70) replaced with 1K- added buttons PBF2 parallel to PBF1 and PBP2 parallel to PBP1- USB1A microcontroller, added pull-up and pull-down on URES (R94) and WAKEUP (R93) signals- higher values for LED resistors</div> <div>Page 08:<ul style="list-style-type: none">- changed reference designators L1A > L6, L1B > L7, L1C > L8</div> <div>Page 09:<ul style="list-style-type: none">- LOG1N (BANK GXB_L1), unused RX pins connected to GND- LOG1M (BANK GXB_L0), unused RX and REFCLK pins connected to GND- WR clock to LOG1L (BANK 8D), added 0R resistors (R390, R391, R392, R393) parallel to capacitors- PCI clock to LOG1L (BANK 8D) pins C15, B15, removed caps C348, C349, now clock is DC coupled- removed LOG1K (BANK 8A)- moved BANK 4D to this page, for PCI bus signals, added GNT, REQ, INTxB-D</div> <div>Page 10:<ul style="list-style-type: none">- replaced voltage translators with bus switches (PCISW1-6) on PCI signals- added 0R resistors (R300-R355) between bus switches and PMC connectors- added circuit for bus switches power (DSH2, R364, R363)- added 0R resistor (R362) on signal PCI_M66EN to GND</div> <div>Page 11:<ul style="list-style-type: none">- removed LOG1E (BANK 4D)- placed LOG1K (BANK 8A)- on OSC_RFCK clock to BANK 8A, added 0R resistors (R392, R393) parallel to capacitors- changed Reference Designator J33_ODRV to J0DRV_33</div> <div>Page 12:<ul style="list-style-type: none">- added 0R resistors parallel to fuses on IOs- different resistors for IO leds (swapped values)- marked IO path with 50R impedance</div> <div>Page 13:<ul style="list-style-type: none">- added 0R resistors parallel to fuses on IOs- different resistors for IO leds (swapped values)- marked IO path with 50R impedance</div>	dslavinec	B




DRAWN	Dušan Slavinec		19.9.2016	
CHECKED	-			
APPROVED	-			
		Title FAIR Timing Receiver (FTRN) PMC form factor - CSL_FTRN_PMC		
		Size A3	Type SE	REV. B
		DWG.NO. CSL_FTRN_PMC		
				SHEET 1 OF 13

Block Diagram




Power tree block scheme




Power entry and main DCDC power regulators

AUXPOW1


12V AUX power is used ONLY when board is NOT in then PMC host!






LTM4619 input Voltage Range: 4.5V to 26.5V



LTM4628 input Voltage Range: 4.5V to 16V



5V power for LTM4619 and LTM4628 EXT VCC









- (1) - place capacitors on the regulator outputs
- (2) - place capacitors away from the regulator outputs

Title			
Power entry and main DCDC power regulators			
Size	Type	REV.	
A3	SE	DWG.NO.	B
SHEET			
4 OF 13			

FPGA and CPLD JTAG, FPGA gateway FLASH, User Flash


USB connector JTAG signals flow : C (connector) > R (resistor) > B (buffer) > P (PROG - CPLD) > F (FPGA) > B > C



Title		FPGA and CPLD JTAG, FPGA gateway FLASH, User Flash			REV. B
Size	A3	Type	SE	DWG.NO.	
CSL_FTRN_PMC					SHEET 6 OF 13

Clocking: White Rabbit DAC, oscillators, PLL ; System clocks and clock crosspoint switch


White Rabbit clocking power supply



ROOM: WRCLK_POWER


OSC25M voltage

System clock oscillators with crosspoint switch




ROOM: SYSCLK


- (7) WR_nDAC_CS1 >> WR_nDAC_CS1
- (7) WR_nDAC_CS2 >> WR_nDAC_CS2
- (7) WR_DAC_DIN >> WR_DAC_DIN
- (7) WR_DAC_SCLK >> WR_DAC_SCLK



ROOM: WRCLK_DAC1_CLK1





ROOM: WRCLK_DAC2_CLK2




ROOM: WRCLK_PLL

Fiber SFP, PCI <> FPGA connections


SFP <> FPGA connection



LOG1J




LOG1N




ROOM: SFP

SWAP pins as needed inside and between banks 3D and 4D


PMC PCI <> FPGA




LOG1B




Place resistor footprint over capacitor (optional AC-coupling)
Only resistors will be placed!



LOG1L



LOG1M



Title Fiber SFP, PCI <> FPGA connections

Size A3 Type SE DWG.NO. CSL_FTRN_PMC

REV. B


SHEET 9 OF 13

FPGA side <--> PCI bus side


Swap as needed across bus switches for easier layout!

PCISW1


Place resistors close to PCISW pins!




PCISW2




PCISW3




PCISW4



PCISW5




PCISW6




ROOM: PMC BUFFERS

PMC host interface


PN1



PN2




DRV4



IMPORTANT! (DRV4)
Place close to connector PN1,
pin 13!

ROOM: PMC

PCISW1-6



VCC for bus switches, see
- https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ds/ds_stratix_pci_bd.pdf
- https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/an/an330.pdf





Figure 4-2: PCI-Compliant Target Device Signals





Title PMC host interface

Size A3 Type SE DWG.NO. CSL_FTRN_PMC


REV. B

SHEET 10 OF 13

IO block power supply, FPGA <=> IO block connections






Place resistor footprint over capacitor (optional AC-coupling)
Only resistors will be placed!




* - IO overvoltage protection bias circuit is based OHWR FMC-DIO-5CHTTLA

		Title IO block power supply, FPGA <> IO block connections			
Size A3	Type SE	DWG.NO.	CSL_FTRN_PMC		REV. B
					SHEET 11 OF 13

LVTTTL IO blocks 1-3






— Z = 50R !



Title LVTTTL IO blocks 1-3			
Size A3	Type SE	DWG.NO. CSL_FTRN_PMC	REV. B
SHEET 12 OF 13			

LVTTL IO blocks 4-5, IO CLOCK input



Z = 50R !