







5	4	3	2	1																																																
FAIR Timing Receiver (FTRN) PCIe form factor - CSL_FTRN_PCIE																																																				
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>SHEET</th> <th>TITLE</th> </tr> </thead> <tbody> <tr><td>1</td><td>TITLE PAGE</td></tr> <tr><td>2</td><td>Block diagram</td></tr> <tr><td>3</td><td>Power Tree</td></tr> <tr><td>4</td><td>POWER DC-DC</td></tr> <tr><td>5</td><td>POWER LDOs, FPGA BYPASS</td></tr> <tr><td>6</td><td>FPGA configuration</td></tr> <tr><td>7</td><td>FPGA user interface</td></tr> <tr><td>8</td><td>WR clocking, system CLOCKS</td></tr> <tr><td>9</td><td>SFP to FPGA</td></tr> <tr><td>10</td><td>PCIe host</td></tr> <tr><td>11</td><td>IO to FPGA</td></tr> <tr><td>12</td><td>IO blocks 1-3</td></tr> <tr><td>13</td><td>IO blocks 4-5, IO clk</td></tr> </tbody> </table>		SHEET	TITLE	1	TITLE PAGE	2	Block diagram	3	Power Tree	4	POWER DC-DC	5	POWER LDOs, FPGA BYPASS	6	FPGA configuration	7	FPGA user interface	8	WR clocking, system CLOCKS	9	SFP to FPGA	10	PCIe host	11	IO to FPGA	12	IO blocks 1-3	13	IO blocks 4-5, IO clk	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Value</th> <th>Capacitors used</th> </tr> </thead> <tbody> <tr><td>12p</td><td>0402, 50V, C0G, 1%</td></tr> <tr><td>22p</td><td>0402, 50V, C0G, 1%</td></tr> <tr><td>10n</td><td>0402, 25V, X7R, 10%</td></tr> <tr><td>100n</td><td>0402, 25V, X7R, 10%</td></tr> <tr><td>1u</td><td>0603, 16V, X7R, 10%</td></tr> <tr><td>2.2u</td><td>1210, 100V, X7R, 10%</td></tr> <tr><td>10u</td><td>1210, 25V, X7R, 10%</td></tr> <tr><td>22u</td><td>1210, 10V, X7R, 10%</td></tr> <tr><td>100u</td><td>1210, 10V, X5R, 20%</td></tr> </tbody> </table> <p>All resistors are SMD 0402, 63mW, 1% except where marked differently.</p>			Value	Capacitors used	12p	0402, 50V, C0G, 1%	22p	0402, 50V, C0G, 1%	10n	0402, 25V, X7R, 10%	100n	0402, 25V, X7R, 10%	1u	0603, 16V, X7R, 10%	2.2u	1210, 100V, X7R, 10%	10u	1210, 25V, X7R, 10%	22u	1210, 10V, X7R, 10%	100u	1210, 10V, X5R, 20%
SHEET	TITLE																																																			
1	TITLE PAGE																																																			
2	Block diagram																																																			
3	Power Tree																																																			
4	POWER DC-DC																																																			
5	POWER LDOs, FPGA BYPASS																																																			
6	FPGA configuration																																																			
7	FPGA user interface																																																			
8	WR clocking, system CLOCKS																																																			
9	SFP to FPGA																																																			
10	PCIe host																																																			
11	IO to FPGA																																																			
12	IO blocks 1-3																																																			
13	IO blocks 4-5, IO clk																																																			
Value	Capacitors used																																																			
12p	0402, 50V, C0G, 1%																																																			
22p	0402, 50V, C0G, 1%																																																			
10n	0402, 25V, X7R, 10%																																																			
100n	0402, 25V, X7R, 10%																																																			
1u	0603, 16V, X7R, 10%																																																			
2.2u	1210, 100V, X7R, 10%																																																			
10u	1210, 25V, X7R, 10%																																																			
22u	1210, 10V, X7R, 10%																																																			
100u	1210, 10V, X5R, 20%																																																			
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>DATE</th> <th>REVISION DESCRIPTION</th> <th>DRAWN</th> <th>REV</th> </tr> </thead> <tbody> <tr><td>11.09.2019</td><td>Initial version</td><td>dslavinec, mlevicnik</td><td>A</td></tr> <tr><td>08.10.2019</td><td>Resistors package changed from 0402 to 0805 (R1035, R1036, R1037)</td><td>AJuvancic</td><td>A</td></tr> <tr><td>18.10.2019</td><td>Capacitors (C436-C443) moved from FPGA side to PCIe connector side</td><td>AJuvancic</td><td>A</td></tr> <tr><td>26.11.2019</td><td>Resistors (R21,R23,R26,R29) value changed from 10K to 1K5</td><td>AJuvancic</td><td>A</td></tr> <tr><td>26.11.2019</td><td>Capacitors (C357,C358,C370) Mounted status changed to DNP</td><td>AJuvancic</td><td>A</td></tr> <tr><td>26.11.2019</td><td>Capacitors PART_NUMBER changed (ND6-100N -> ND6-100N, NB7-1U -> NB7-1U-25V)</td><td>AJuvancic</td><td>A</td></tr> <tr><td>23.04.2020</td><td>Solder jumpers (J1V1, J1V15, J3V3, J2V5, JVLC5, JVCCD_1_5, JODRV_33V) replaced with OR resistors. Capacitors package changed from 1210 to 0805 (C326, C337)</td><td>AJuvancic</td><td>B</td></tr> <tr><td>06.05.2020</td><td>Jumper SJMP2 replaced with two 0805 resistors (SJMP2 and SJMP2/2)</td><td>AJuvancic</td><td>B</td></tr> <tr><td>08.05.2020</td><td>Jumper SJMP2 Mounted status moved from DNP to mounted</td><td>AJuvancic</td><td>B</td></tr> <tr><td>12.05.2020</td><td>Solder jumpers Mounted status moved from DNP to mounted (J1V1, J1V15, J3V3, J2V5, JVLC5, JVCCD_1_5, JODRV_33V)</td><td>AJuvancic</td><td>B</td></tr> </tbody> </table>		DATE	REVISION DESCRIPTION	DRAWN	REV	11.09.2019	Initial version	dslavinec, mlevicnik	A	08.10.2019	Resistors package changed from 0402 to 0805 (R1035, R1036, R1037)	AJuvancic	A	18.10.2019	Capacitors (C436-C443) moved from FPGA side to PCIe connector side	AJuvancic	A	26.11.2019	Resistors (R21,R23,R26,R29) value changed from 10K to 1K5	AJuvancic	A	26.11.2019	Capacitors (C357,C358,C370) Mounted status changed to DNP	AJuvancic	A	26.11.2019	Capacitors PART_NUMBER changed (ND6-100N -> ND6-100N, NB7-1U -> NB7-1U-25V)	AJuvancic	A	23.04.2020	Solder jumpers (J1V1, J1V15, J3V3, J2V5, JVLC5, JVCCD_1_5, JODRV_33V) replaced with OR resistors. Capacitors package changed from 1210 to 0805 (C326, C337)	AJuvancic	B	06.05.2020	Jumper SJMP2 replaced with two 0805 resistors (SJMP2 and SJMP2/2)	AJuvancic	B	08.05.2020	Jumper SJMP2 Mounted status moved from DNP to mounted	AJuvancic	B	12.05.2020	Solder jumpers Mounted status moved from DNP to mounted (J1V1, J1V15, J3V3, J2V5, JVLC5, JVCCD_1_5, JODRV_33V)	AJuvancic	B	Components marked DNP (Do Not Place) are foreseen for testing purposes.						
DATE	REVISION DESCRIPTION	DRAWN	REV																																																	
11.09.2019	Initial version	dslavinec, mlevicnik	A																																																	
08.10.2019	Resistors package changed from 0402 to 0805 (R1035, R1036, R1037)	AJuvancic	A																																																	
18.10.2019	Capacitors (C436-C443) moved from FPGA side to PCIe connector side	AJuvancic	A																																																	
26.11.2019	Resistors (R21,R23,R26,R29) value changed from 10K to 1K5	AJuvancic	A																																																	
26.11.2019	Capacitors (C357,C358,C370) Mounted status changed to DNP	AJuvancic	A																																																	
26.11.2019	Capacitors PART_NUMBER changed (ND6-100N -> ND6-100N, NB7-1U -> NB7-1U-25V)	AJuvancic	A																																																	
23.04.2020	Solder jumpers (J1V1, J1V15, J3V3, J2V5, JVLC5, JVCCD_1_5, JODRV_33V) replaced with OR resistors. Capacitors package changed from 1210 to 0805 (C326, C337)	AJuvancic	B																																																	
06.05.2020	Jumper SJMP2 replaced with two 0805 resistors (SJMP2 and SJMP2/2)	AJuvancic	B																																																	
08.05.2020	Jumper SJMP2 Mounted status moved from DNP to mounted	AJuvancic	B																																																	
12.05.2020	Solder jumpers Mounted status moved from DNP to mounted (J1V1, J1V15, J3V3, J2V5, JVLC5, JVCCD_1_5, JODRV_33V)	AJuvancic	B																																																	
					 																																															
					Copyright Cosylab 2018. This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2 (http://ohwr.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.																																															
					<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">DRAWN</td> <td style="width: 40%;">Dušan Slavinec, Marko Levčnik</td> <td style="width: 10%;">11.09.2019</td> </tr> <tr> <td>CHECKED</td> <td>Marko Levčnik</td> <td></td> </tr> <tr> <td>APPROVED</td> <td>Gregor Cuk</td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td colspan="2" style="text-align: center;">Title FAIR Timing Receiver (FTRN) PCIe form factor - CSL_FTRN_PCIE</td> </tr> <tr> <td></td> <td>Size A3</td> <td>Type SE</td> <td>DWG.NO. CSL_FTRN_PCIE</td> <td>REV. B</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td>SHEET 1 OF 13</td> </tr> </table>	DRAWN	Dušan Slavinec, Marko Levčnik	11.09.2019	CHECKED	Marko Levčnik		APPROVED	Gregor Cuk						Title FAIR Timing Receiver (FTRN) PCIe form factor - CSL_FTRN_PCIE			Size A3	Type SE	DWG.NO. CSL_FTRN_PCIE	REV. B					SHEET 1 OF 13																						
DRAWN	Dušan Slavinec, Marko Levčnik	11.09.2019																																																		
CHECKED	Marko Levčnik																																																			
APPROVED	Gregor Cuk																																																			
	Title FAIR Timing Receiver (FTRN) PCIe form factor - CSL_FTRN_PCIE																																																			
	Size A3	Type SE	DWG.NO. CSL_FTRN_PCIE	REV. B																																																
				SHEET 1 OF 13																																																


























Title		
Size	Type	Rev.
A3	SE	DWG.NO.
		CSL_FTRN_PCIE

Copyright CERN 2018.
This document describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2 (<http://ohwr.org/CERN-OHL>). This documentation is distributed WITHOUT WARRANTY, without even the implied warranty of MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

SHEET
11 OF 13

LVTTL IO blocks 1-3

