

FAIR Timing Receiver AMC form factor - CSL\_FTRN\_AMC

Single width, mid-height

DATE	REVISION DESCRIPTION	DRAWN	REV
01.09.2014	Initial version	dslavinec	A
19.09.2014	Flattened IO blocks	dslavinec	A
02.12.2014	Updates after QA review	dslavinec	A
16.04.2015	Added ADC clock generation and trigger signals to backplane, moved LVTTL_CLK, nRES and FPGA_RES to different FPGA pins	dslavinec	A
23.07.2015	removed ADC clocking page, only one set of triggers to backplane kept, incorporated changes from PMC (LED driving), added power mux for MMC	dslavinec	A
17.08.2015	added sheet 15 with MTCA.4 triggers and clocks to/from backplane	dslavinec	A
01.10.2015	MTCA.4 out clocks not connected to clk outputs, backplane buffers enable signals connected only to FPGA	dslavinec	A
27.11.2015	MTCA.4 connections to backplane finished, MMC PGOOD modified, relevant updates from PMC, MMC reset modified	dslavinec	A
09.12.2015	MTCA.4 HSS connections (backplane ports 12-15) moved from FPGA GXB banks to LVDS IOs	dslavinec	A
16.12.2015	libera triggers, MTCA.4 tclk and mlvdios moved to top FPGA banks	dslavinec	A
16.06.2016	LTM4620 replaced with LTM4619, FPGA core voltage increased to 1.15V, different TCLK buffers, larger LED resistors, replaced IO TVS	dslavinec	A
26.07.2017	one LTM4619 reverted back to LTM4620, added resistors for LTM mode configuration, modified JTAG chain connections, added JTAG switch indicator, WR/STATUS LEDs replaced with 90deg, WR and OSC clk lines back to AC-coupling	dslavinec	A
05.02.2018	Page 02: - updated block diagram Page 04: - DZ2 replaced with lower package variant - changed PRESENT_V12AUX circuit: DZ5 replaced with lower package variant, removed DZ3; added POWAP1 3.3V voltage regulator, R150 value to 1k Page 05: - added R17, R18 on the POWVLC5, POWVLC9 outputs as minimal load for LDOs - Caps C58,C72,C80,C261,C272,C274 replaced with lower package variant Page 06: - R193,R194 marked as DNP - added : R74 pull-down on nCONFIG_PROG; R92 pull-up on nCONFIG; R192 pull-up on #MMC_FPGA_CONFIG Page 07: - changed values of R115,R111,R112,R114,R119,R116 and led colors of D26,D28,D30,D31,D27,D29; - USBCON1 shield pins connected to FACE_PLATE Page 08: - Caps C289,C306,C309,C310,326,C337 replaced with lower package variant Page 09: - added AC-coupling caps C357,C358 on PCIe RX Page 13: - Caps C395,C396,C410 replaced with lower package variant - changed value of current limit resistor R1095 to 220R, added 1K5 R1096, to set current limit of PMX1 to max ~148mA - added C20, C21 to the PMC1 inputs - replaced JTAG1 connector with the one with keying to ensure proper connection of the JTAG cable - MMC1A P1.19: removed MMC_ULED_0 (R96, DU1), connected PRESENT_V12AUX to P1.19 - MMC1A P1.26: renamed to JTRCK_MMC, connected to pin7 of the JTAG1 via R1036, added pull-down R1033 - added R304 pull-up and Q11 for driving HotSwap LED (same as on DENX reference board) - led D33 changed to green, D20 changed to red, swapped values for R301,R302 - IC1 (FT230XQ) power source changed to USB 5V; added L22 and C374 on the USB 5V rail; removed C374; C380 to V33_USB rail; removed R162,R163; added IC4,C362,R169 to buffer RX line towards MMC; added IC5,C364,R170 to buffer TX line towards FTD; optional R162,R163 instead of IC4,IC5; - USBCON2 shield pins connected to FACE_PLATE Page 14: - MMC_I2C_SDA connected via R121 to DIP1 switch (option to boot MMC bootloader) Page 15: - R1108 value to 2K on LIB_TRIG_EN as stronger pull-down to overcome 20k FPGA pull-up during FPGA boot Page 16: - added pull-down R359 to #MLVDIO_PDN to overcome 20k FPGA pull-up during FPGA boot Page 17: - added pull-down R360,R361,R362,R363 to HSS_TX_EN_x to overcome 20k FPGA pull-up during FPGA boot	dslavinec	B
24.08.2018	Page 14: - C376, C377 marked as DNP (Do Not Place) - AMCP1G1 value to PCB_AMC_PLUG, since plug is implemented on the PCB	dslavinec	B

SHEET	TITLE
1	TITLE PAGE
2	Block diagram
3	Power Tree
4	POWER DC-DC
5	POWER LDOs, FPGA BYPASS
6	FPGA configuration
7	FPGA user interface
8	WR clocking, system CLOCKS
9	PCIe, SFP
10	IO power and IO FPGA
11	IO blocks 1-4
12	IO block 5
13	IPMI MMC
14	AMC BACKPLANE PLUG
15	Backplane buffers - MTCA.4 TCLK A-D, Libera B triggers
16	Backplane buffers - MTCA.4 PORTs 17-20
17	Backplane buffers - MTCA.4 PORTs 12-15

Value	Capatitors used
12p	0402, 50V, C0G, 1%
22p	0402, 50V, C0G, 1%
10n	0402, 25V, X7R, 10%
100n	0402, 25V, X7R, 10%
1u	0603, 16V, X7R, 10%
2.2u	1206, 25V, X7R, 10%
2.2u	1210, 100V, X7R, 10%
10u	0805, 10V, X7R, 10%
10u	1210, 25V, X7R, 10%
22u	1206, 10V, X7R, 10%
22u	1210, 10V, X7R, 10%
100u	1210, 10V, X5R, 20%

All resistors are SMD 0402, 63mW, 1% except where marked differently.

Components marked DNP (Do Not Place) are foreseen for testing purposes and should NOT be placed.

TOP layer



BOTTOM layer




Copyright Cosylab 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

DRAWN	Dušan Slavinec		05.02.2018
CHECKED	-		
APPROVED	-		
	Title		
	Size	Type	REV.
	A3	SE	B
DWG.NO. CSL_FTRN_AMC			SHEET
			1 OF 17

# Block Diagram - FTRN, MMC



Copyright Cosylab 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Title Block Diagram - FTRN, MMC


Size	Type	REV.
A3	SE	A

DWG.NO. CSL\_FTRN\_AMC



SHEET  
2 OF 17




Power tree block scheme




Power entry and main DCDC power regulators



LTM4619 input Voltage Range: 4.5V to 26.5V



LTM4620 input Voltage Range: 4.5V to 26.5V



PGOOD indicators to MMC

PGOOD\_1V15C >> PGOOD\_1V15C {13}

PGOOD\_2V5 >> PGOOD\_2V5 {13}

PGOOD\_1V15\_3V3 >> PGOOD\_1V15\_3V3 {13}

- (1) - place capacitors on the regulator outputs
- (2) - place capacitors away from the regulator outputs
- (3) - solder jumper, to test power regulator outputs before powering FPGA and current measurement
- (4) - None or only one resistor is placed to select converter mode (pulse-skipping, burst, continous)





Copyright Cosylab 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Title Power entry and main DCDC power regulators			
Size A3	Type SE	DWG.NO. CSL_FTRN_AMC	REV. B
			SHEET 4 OF 17



# FPGA decoupling, LDO regulators, power indicators



**IMPORTANT! (LOG1Q)**  
In the PCB layout, the traces from FPGA pins D26 and AE1 to the R11 and R12 resistors need to be routed so that they avoid any aggressor signals.  
R11 and R12 must be 1% or better!

**IMPORTANT!**  
Separate VCC and VCCP planes into two different power layers on the PCB!

(1) - 0R solder connection, to test regulator outputs before connecting to load

# FPGA and CPLD JTAG, FPGA gateway FLASH, User Flash


JTAG signals flow :

C (USB connector) > R (resistor) > B (buffer) > P (PROG - CPLD) > F (FPGA) > B > C

or

BPL (backplane) > BB (backplane buffer) > BS (backplane JTAG switch) > R (resistor) > P (PROG - CPLD) > F (FPGA) > R > BS > BB > BPL


JTAG connector  
(on the front panel if possible)




Straight-through  
Routing

ROOM: FPGA\_CPLD\_JTAG\_INPUT

JTAG buffer and protection




JTAG signal pull-ups





FPGA/CPLD JTAG master select (DIP1, p14):  
DIP1 = HI, FPGA/CPLD JTAG from backplane  
DIP1 = LO, FPGA/CPLD JTAG from front panel connector

Parallel to USB connector JTAG signals  
are JTAG signals from JSW1 switch  
(JTAG from backplane)




LOG10



FPGA status  
to MMC


CONF\_DONE >> CONF\_DONE {13}

SPIFLASHX4\_1




ROOM: MEMORY

{7} ROM\_DATA >> ROM\_DATA 1-wire




PROG1C




ROOM: PROG\_CPLD


XOF1




PROG1A




PROG1B



RST1



RST2



Copyright Cosylab 2018.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohwr.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Title					FPGA and CPLD JTAG, FPGA gateway FLASH, User Flash	
Size	Type	DWG.NO.			REV.	
A3	SE	CSL_FTRN_AMC			B	
				SHEET		
				6 OF 17		




# User interface - USB, Display, push buttons, HEX switch, LEDs


## DISPLAY LCD LED driver, connector




## LOG1C




## FPGA Push Button and HEX switch




## CPLD Push Button and HEX switch




## PROG status LEDs (on board)




## WR / FTRN STATUS LEDs (on front panel from FPGA)



## USER LEDs (on board from FPGA)




## Logic analyzer connector




Copyright Cosylab 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


## USB bridge - USB 2.0



## LOG1D



## LOG1G



- bank 4C  
+ keep HPWCK  
+ can swap HPW in group  
+ can swap con in group  
+ can swap HSWF in group

reset from RST2 supervisor

WR clk control

WR\_DAC\_SCLK  
WR\_DAC\_DIN  
WR\_nDAC\_CS1  
WR\_nDAC\_CS2  
{6} nRES

IFCLK  
SLRD  
SLWR  
FD4  
FD6  
FD2  
FD5  
FD3  
FD7  
FD1  
FD0

PA0  
PA1  
PA2  
PA3  
PA4  
PA5  
PA6  
PA7

CTL0  
CTL1  
CTL2  
UCLK  
URES

PA0  
PA1  
PA2  
PA3  
PA4  
PA5  
PA6  
PA7

CTL0  
CTL1  
CTL2  
UCLK  
URES

PA0  
PA1  
PA2  
PA3  
PA4  
PA5  
PA6  
PA7

CTL0  
CTL1  
CTL2  
UCLK  
URES

PA0  
PA1  
PA2  
PA3  
PA4  
PA5  
PA6  
PA7

CTL0  
CTL1  
CTL2  
UCLK  
URES

PA0  
PA1  
PA2  
PA3  
PA4  
PA5  
PA6  
PA7

CTL0  
CTL1  
CTL2  
UCLK  
URES

PA0  
PA1  
PA2  
PA3  
PA4  
PA5  
PA6  
PA7

CTL0  
CTL1  
CTL2  
UCLK  
URES

PA0  
PA1  
PA2  
PA3  
PA4  
PA5  
PA6  
PA7

CTL0  
CTL1  
CTL2  
UCLK  
URES

PA0  
PA1  
PA2  
PA3  
PA4  
PA5  
PA6  
PA7

CTL0  
CTL1  
CTL2  
UCLK  
URES

PA0  
PA1  
PA2  
PA3  
PA4  
PA5  
PA6  
PA7

CTL0  
CTL1  
CTL2  
UCLK  
URES

PA0  
PA1  
PA2  
PA3  
PA4  
PA5  
PA6  
PA7

CTL0  
CTL1  
CTL2  
UCLK  
URES



PA0  
PA1  
PA2  
PA3  
PA4  
PA5  
PA6  
PA7

CTL0  
CTL1  
CTL2  
UCLK  
URES




PA0  
PA1  
PA2  
PA3  
PA4  
PA5  
PA6  
PA7

**IMPORTANT! (USB1B)**  
Connect AGND to GND with as short a path as possible!

# Clocking: White Rabbit DAC, oscillators, PLL ; System clocks and clock crosspoint switch



{7} WR\_nDAC\_CS1 >> WR\_nDAC\_CS1  
 {7} WR\_nDAC\_CS2 >> WR\_nDAC\_CS2  
 {7} WR\_DAC\_DIN >> WR\_DAC\_DIN  
 {7} WR\_DAC\_SCLK >> WR\_DAC\_SCLK



Copyright Cosylab 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Title: Clocking: White Rabbit DAC, oscillators, PLL ; System clocks and clock crosspoint switch


Size: A3 Type: SE DWG.NO. CSL\_FTRN\_AMC REV. B

SHEET 8 OF 17



# Fiber SFP, PCIe <=> FPGA connections


**IMPORTANT!**  
Hi speed Gigabit lines  
100R differential




## LOG1N

### BANK GXB\_L1

#### UPPER RIGHT




AMC backplane  
PORT4  
FCLK




FPGA PCIe

WR PLL  
125 MHz




SYS  
OSC



## LOG1L

### BANK 8D 2.5V


#### TOP CENTER



## LOG1K

### BANK 8A 2.5V


#### TOP RIGHT



## LOG1F

### BANK 5A


#### LOWER LEFT



## AMC PCIe <=> FPGA LOG1M

### BANK GXB\_L0

#### LOWER RIGHT



Copyright Cosylab 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.







Title Fiber SFP, PCIe <=> FPGA connections

Size A3 Type SE DWG.NO. CSL\_FTRN\_AMC


REV. B

SHEET 9 OF 17

## IO block power supply, FPGA &lt;&gt; IO block connections



(1) - OR solder connection, to test regulator outputs before connecting to load



Copyright Cosylab 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Title IO block power supply, FPGA &lt;&gt; IO block connections

Size A3 Type SE DWG.NO. REV. A





CSL\_FTRN\_AMC

SHEET

10 OF 17



# LVTTTL IO blocks 1-3




Copyright Cosylab 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Title				LVTTTL IO blocks 1-3	
Size	Type	CSL_FTRN_AMC			REV.
A3	SE				A
DWG.NO.					
					SHEET
					11 OF 17

LVTTTL IO blocks 4-5, IO CLOCK input



Copyright Cosylab 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.




Title LVTTTL IO blocks 4-5, IO CLOCK input

Size A3 Type SE DWG.NO. CSL\_FTRN\_AMC

REV. A

SHEET 12 OF 17






**IMPORTANT!**  
Hi speed Gigabit lines  
100R differential

## AMC backplane plug

JTAG signals length from the AMCPLG1 connector to the JDRVx buffers is 100mm MAX!!!

### AMCPLG1




### Libera Module 2 TRIGGERS (DC-coupled, 3-state outputs)

MTCA.4 bidir low jitter clocks (AC-coupled, 3-state outputs)

AMC backplane plug is implemented on PCB!

### AMCESD1






MTCA.4 bidirectional triggers, gates (DC-coupled, transceivers with 3-State outputs)






MTCA.4 bidir low jitter clocks (AC-coupled, 3-state outputs)

MTCA.4 transceivers (AC-coupled, buffers with 3-State outputs)

Place LED on front panel!



JTAG switc for routing Backplane JTAG to MMC or CPLD/FPGA. Monitored by MMC.



Copyright Cosylab 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohwr.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Title AMC backplane plug

Size A3

Type SE

DWG.NO.

CSL\_FTRN\_AMC

REV. B


SHEET

14 OF 17




# Backplane buffers - MTCA.4 TCLK A-D, Libera B triggers


## << FPGA - Backplane >>




Libera LVDS TRIGGERS  
to Libera B module 2 slot




TCLK\_DIR\_x -  
by default direction is CLK output (FPGA>BPL),  
buffers towards FPGA are disabled.



#TCLK\_EN\_x -  
switch disabled by default,  
TCLK lines disconnected from BPL.






## << FPGA - Backplane >>



MTCA.4 LVDS CLOCKS (TCLK A-D)

FPGA LVDS IOs



Copyright Cosylab 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Title Backplane buffers - MTCA.4 TCLK A-D, Libera B triggers



Size A3 Type SE DWG.NO. CSL\_FTRN\_AMC REV. B

SHEET 15 OF 17

Backplane buffers - MTCA.4 PORT 17-20 (M-LVDS triggers, clocks, gates)

Pull-down to counteract 20k pull-up in FPGA while FPGA boots.  
This keeps MLVDS buffers powered down until FPGA gets in USER MODE.


<< FPGA - Backplane >>



/RE and FSEN pins have internal pull-UP resistors.  
DE and /PDN pin has internal pull-DOWN resistors.

MLVDS IN 1	10K	R1153
MLVDS IN 2	10K	R1154
MLVDS IN 3	10K	R1155
MLVDS IN 4	10K	R1156
MLVDS IN 5	10K	R1157
MLVDS IN 6	10K	R1158
MLVDS IN 7	10K	R1159
MLVDS IN 8	10K	R1160

Define state when /RE is HI.



Copyright Cosylab 2018.  
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (http://ohwr.org/CERNOHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Title Backplane buffers - MTCA.4 PORT 17-20 (M-LVDS triggers, clocks, gates)				REV. B
Size A3	Type SE	DWG.NO. CSL_FTRN_AMC		
				SHEET 16 OF 17




Backplane buffers - MTCA.4 PORT 12-15 (High Speed Serial)


{9} HSS\_RX\_EQ\_EN  
{9} HSS\_TX\_PE\_EN

<< FPGA - Backplane >>


BXT1




BXT2





BXR1



BXR2



PE - Transmit Pre-Emphasis select pin. There is a 20k pull-down resistor on this pin.  
EQ - Receive Equalization select pin. There is a 20k pull-down resistor on this pin.  
SEL0, SEL1 - Switch configuration pins. There is a 20k pull-down resistor on this pin.



MTCA.4 backplane PORTs 12-15,

Copyright Cosylab 2018.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

Title Backplane buffers - MTCA.4 PORT 12-15 (High Speed Serial)

Size A3 Type SE DWG.NO. CSL\_FTRN\_AMC

REV. B

SHEET 17 OF 17