

SHEET	TITLE
1	TITLE PAGE
2	Block diagram
3	Power Tree
4	POWER DC-DC
5	POWER LDOs, FPGA BYPASS
6	FPGA configuration
7	FPGA user interface
8	WR clocking, system CLOCKS
9	PCIe, SFP
10	IO power and IO FPGA
11	IO blocks 1-4
12	IO block 5
13	IPMI MMC
14	AMC BACKPLANE PLUG
15	Backplane buffers - MTCA.4 TCLK A-D, Libera B triggers
16	Backplane buffers - MTCA.4 PORTs 17-20
17	Backplane buffers - MTCA.4 PORTs 12-15

FAIR Timing Receiver AMC form factor - CSL_FTRN_AMC

Single width, mid-height

Value	Capatitors used
12p	0402, 50V, C0G, 1%
22p	0402, 50V, C0G, 1%
10n	0402, 25V, X7R, 10%
100n	0402, 25V, X7R, 10%
1u	0603, 16V, X7R, 10%
2.2u	1210, 100V, X7R, 10%
10u	1210, 25V, X7R, 10%
22u	1210, 10V, X7R, 10%
100u	1210, 10V, X5R, 20%

All resistors are SMD 0402, 63mW, 1% except where marked differently.

Components marked DNP (Do Not Place) are foreseen for testing purposes and should NOT be placed.

DATE	REVISION DESCRIPTION	DRAWN	REV
01.09.2014	Initial version	dslavinec	A
19.09.2014	Flattened IO blocks	dslavinec	A
02.12.2014	Updates after QA review	dslavinec	A
16.04.2015	Added ADC clock generation and trigger signals to backplane, moved LVTTTL_CLK, nRES and FPGA_RES to different FPGA pins	dslavinec	A
23.07.2015	removed ADC clocking page, only one set of triggers to backplane kept, incorporated changes from PMC (LED driving), added power mux for MMC	dslavinec	A
17.08.2015	added sheet 15 with MTCA.4 triggers and clocks to/from backplane	dslavinec	A
01.10.2015	MTCA.4 out clocks not connected to clk outputs, backplane buffers enable signals connected only to FPGA	dslavinec	A
27.11.2015	MTCA.4 connections to backplane finished, MMC PGOOD modified, relevant updates from PMC, MMC reset modified	dslavinec	A
09.12.2015	MTCA.4 HSS connections (backplane ports 12-15) moved from FPGA GXB banks to LVDS IOs	dslavinec	A
16.12.2015	libera triggers, MTCA.4 tclk and mlvdios moved to top FPGA banks	dslavinec	A
16.06.2016	LTM4620 replaced with LTM4619, FPGA core voltage increased to 1.15V, different TCLK buffers, larger LED resistors, replaced IO TVS	dslavinec	A
26.07.2017	one LTM4619 reverted back to LTM4620, added resistors for LTM mode configuration, modified JTAG chain connections, added JTAG switch indicator, WR/STATUS LEDs replaced with 90deg, WR and OSC clk lines back to AC-coupling	dslavinec	A

TOP layer




BOTTOM layer



DRAWN	Dušan Slavinec			01.09.2014
CHECKED	-			
APPROVED	-			
		Title		
		Size	Type	REV.
		A3	SE	A
DWG.NO. CSL_FTRN_AMC				SHEET
				1 OF 17

Block Diagram - FTRN, MMC




Title Block Diagram - FTRN, MMC

Size	Type	REV.
A3	SE	A

DWG.NO. CSL_FTRN_AMC

SHEET
2 OF 17


Power tree block scheme




Power entry and main DCDC power regulators

AUXPOW1

12V AUX power is used ONLY when board is NOT in then AMC host!




AMC 12V pins are used as main current source when in the AMC host



ROOM: POWER_ENTRY


LTM4619 input Voltage Range: 4.5V to 26.5V



V12_OCAR_A


POW115 33B

POW115 33C




ROOM: LTM4619_DCDC

LTM4620 input Voltage Range: 4.5V to 26.5V




POW11 25B

POW11 25C



ROOM: LTM4620_DCDC



ROOM: AUX_MP

Take V1.15C sense connection at FPGA!


- (1) - place capacitors on the regulator outputs
- (2) - place capacitors away from the regulator outputs
- (3) - solder jumper, to test power regulator outputs before powering FPGA and current measurement
- (4) - None or only one resistor is placed to select converter mode (pulse-skipping, burst, continous)

Title Power entry and main DCDC power regulators

Size A3 Type SE DWG.NO. CSL_FTRN_AMC REV. A

SHEET 4 OF 17

FPGA decoupling, LDO regulators, power indicators



Title FPGA decoupling, LDO regulators, power indicators

Size A3 Type SE DWG.NO. CSL_FTRN_AMC REV. A

SHEET 5 OF 17

FPGA and CPLD JTAG, FPGA gateway FLASH, User Flash


JTAG signals flow :

C (USB connector) > R (resistor) > B (buffer) > P (PROG - CPLD) > F (FPGA) > B > C

or

BPL (backplane) > BB (backplane buffer) > BS (backplane JTAG switch) > R (resistor) > P (PROG - CPLD) > F (FPGA) > R > BS > BB > BPL



JTAG connector
(on the front panel if possible)




Straight-through
Routing

ROOM: FPGA_CPLD_JTAG_INPUT

JTAG buffer and protection



JTAG signal pull-ups






FPGA/CPLD JTAG master select (DIP1, p14):
DIP1 = HI, FPGA/CPLD JTAG from backplane
DIP1 = LO, FPGA/CPLD JTAG from front panel connector

Parallel to USB connector JTAG signals
are JTAG signals from JSW1 switch
(JTAG from backplane)




LOG10




FPGA status
to MMC



CONF_DONE >> CONF_DONE {13}



ROOM: MEMORY




ROOM: PROG_CPLD




User interface - USB, Display, push buttons, HEX switch, LEDs


DISPLAY LCD LED driver, connector




LOG1C




FPGA Push Button and HEX switch




CPLD Push Button and HEX switch




PROG status LEDs (on board)




WR / FTRN STATUS LEDs (on front panel from FPGA)




USER LEDs (on board from FPGA)



Logic analyzer connector




USB bridge - USB 2.0




IMPORTANT! (USB1B)
Connect AGND to GND with as short a path as possible!



LOG1D






LOG1G



Clocking: White Rabbit DAC, oscillators, PLL ; System clocks and clock crosspoint switch











(7) WR_nDAC_CS1 >> WR_nDAC_CS1
(7) WR_nDAC_CS2 >> WR_nDAC_CS2
(7) WR_DAC_DIN >> WR_DAC_DIN
(7) WR_DAC_SCLK >> WR_DAC_SCLK










Fiber SFP, PCIe <=> FPGA connections

IMPORTANT!
Hi speed Gigabit lines
100R differential



Title Fiber SFP, PCIe <=> FPGA connections			
Size A3	Type SE	DWG.NO. CSL_FTRN_AMC	REV. A
SHEET 9 OF 17			





IO block power supply, FPGA <> IO block connections



(1) - 0R solder connection,
to test regulator outputs
before connecting to load


	Title IO block power supply, FPGA <> IO block connections			
	Size A3	Type SE	DWG.NO. CSL_FTRN_AMC	REV A
				SHEET 10 OF 1

LVTTL IO blocks 1-3



	Title LVTTL IO blocks 1-3			
	Size A3	Type SE	DWG.NO. CSL_FTRN_AMC	REV. A
				SHEET 11 OF 17

LVTTTL IO blocks 4-5, IO CLOCK input




monitor status
of payload
power converters

PGOOD signals from each power converter are joined but still isolated (wired AND function).
This way each PGOOD can still have its own LED indicator.

Title		MMC, IPMI	
Size	Type	CSL_FTRN_AMC	REV
A3	SE		DWG.NO.
			SHEET
			13 OF






AMCPLG1



The schematic shows the JTAG interface for the MAX9487ETG+ device. The JTAG signals are connected as follows:

- JTCK_AMC** (pin 7) connects to **JTCK_SR {6}** and **JTCK_MMC {13}**.
- JTMS_AMC** (pin 11) connects to **JTMS_SR {6}** and **JTMS_MMC {13}**.
- JTDI_AMC** (pin 16) connects to **JTDI_SR {6}** and **JTDI_MMC {13}**.
- JTDO_AMC** (pin 20) connects to **JTDO_RS {6}** and **JTDO_MMC {13}**.
- #JTRST_AMC** (pin 3) connects to **#JTRST_MMC {13}**.
- GND** (pins 23, 21, 25) connects to **GND**.
- V33_MP** (pin 22) connects to **V33_MP**.
- EN** (pin 5) connects to **PRESENT_V12AUX {4,13}**.
- MAX9487ETG+** (pin 6) connects to **GND1**.
- GND2** (pin 2) connects to **GND**.
- Thermal** (pin 4) connects to **N.C.**.
- VCC** (pin 22) connects to **V33_MP**.
- CB** (pin 14) connects to **JTAGSW_SEL**.
- H** (pin 1) connects to **JTAGSW_SEL**.
- L** (pin 13) connects to **JTAGSW_SEL**.
- 100n C251** (pin 25) connects to **GND**.

The JTAGSW_SEL signal is also connected to the MCEMR-02-T device via a 10K resistor R1124.




Title				AMC backplane plug			
Size	Type	CSL_FTRN_AMC				REV.	A
A3	SE	DWG.NO.				SHEET	
						14 OF	17


Backplane buffers - MTCA.4 TCLK A-D, Libera B triggers

<< FPGA - Backplane >>

<< FPGA - Backplane >>



FPGA LVDS IOS






TCLK_DIR x -
by default direction is CLK output (FPGA->BPL),
buffers towards FPGA are disabled

#TCLK_EN x -
switch disabled by default,
TCLK lines disconnected from BPL.



Backplane buffers - MTCA.4 PORT 17-20 (M-LVDS triggers, clocks, gates)

FPGA LVDS IOS

<< FPGA - Backplane >>



/RE and FSEN pins have internal pull-UP resistors.
DE and /PDN pin has internal pull-DOWN resistors.




MTCA.4 M-LVDS TRIGGERS, GATES (PORT 17-20)


Backplane buffers - MTCA.4 PORT 12-15 (High Speed Serial)

IMPORTANT!
Hi speed Gigabit lines
100R differential

<< FPGA - Backplane >>



PE - Transmit Pre-Emphasis select pin. There is a 20k pulldown resistor on this pin.
EQ - Receive Equalization select pin. There is a 20k pulldown resistor on this pin.
SEL0, SEL1 - Switch configuration pins. There is a 20k pulldown resistor on this pin.



Title Backplane buffers - MTCA.4 PORT 12-15 (High Speed Serial)				REV. A
Size A3	Type SE	DWG.NO. CSL_FTRN_AMC		SHEET 17 OF 17