

SHEET	TITLE
1	TITLE PAGE
2	Block diagram
3	Power Tree
4	POWER DC-DC
5	POWER LDOs, FPGA BYPASS
6	FPGA configuration
7	FPGA user interface
8	WR clocking, system CLOCKS
9	PCIe, SFP
10	IO power and IO FPGA
11	IO blocks 1-4
12	IO block 5
13	IPMI MMC
14	AMC BACKPLANE PLUG
15	Backplane buffers - MTCA.4 TCLK A-D, Libera B triggers
16	Backplane buffers - MTCA.4 PORTs 17-20
17	Backplane buffers - MTCA.4 PORTs 12-15

FAIR Timing Receiver AMC form factor - CSL_FTRN_AMC


Single width, mid-height

Value	Capatitors used
12p	0402, 50V, C0G, 1%
22p	0402, 50V, C0G, 1%
10n	0402, 25V, X7R, 10%
100n	0402, 25V, X7R, 10%
1u	0603, 16V, X7R, 10%
2.2u	1210, 100V, X7R, 10%
10u	1210, 25V, X7R, 10%
22u	1210, 10V, X7R, 10%
100u	1210, 10V, X5R, 20%

All resistors are SMD 0402, 63mW, 1% except where marked differently.


Components marked DNP (Do Not Place) are foreseen for testing purposes and should NOT be placed.

DATE	REVISION DESCRIPTION	DRAWN	REV
01.09.2014	Initial version	dslavinec	A
19.09.2014	Flattened IO blocks	dslavinec	A
02.12.2014	Updates after QA review	dslavinec	A
16.04.2015	Added ADC clock generation and trigger signals to backplane, moved LVTTTL_CLK, nRES and FPGA_RES to different FPGA pins	dslavinec	A
23.07.2015	removed ADC clocking page, only one set of triggers to backplane kept, incorporated changes from PMC (LED driving), added power mux for MMC	dslavinec	A
17.08.2015	added sheet 15 with MTCA.4 triggers and clocks to/from backplane	dslavinec	A
01.10.2015	MTCA.4 out clocks not connected to clk outputs, backplane buffers enable signals connected only to FPGA	dslavinec	A
27.11.2015	MTCA.4 connections to backplane finished, MMC PGOOD modified, relevant updates from PMC, MMC reset modified	dslavinec	A
09.12.2015	MTCA.4 HSS connections (backplane ports 12-15) moved from FPGA GXB banks to LVDS IOs	dslavinec	A
16.12.2015	libera triggers, MTCA.4 tclk and mlvdios moved to top FPGA banks	dslavinec	A



DRAWN	Dušan Slavinec			01.09.2014
CHECKED	-			
APPROVED	-			
		Title		
		Size	Type	CSL_FTRN_AMC
		A3	SE	
		DWG.NO.		REV.
				A
		SHEET		
		1		OF 17

Block Diagram - FTRN, MMC




Title Block Diagram - FTRN, MMC

Size	Type	DWG. NO.	REV.
A3	SE	CSL_FTRN_AMC	A



SHEET 2 OF 17

Power tree block scheme




Title						Power tree block scheme					
Size		Type		DWG. NO.				REV.			
A3		SE		CSL_FTRN_AMC				A			
SHEET								3 OF 17			


Power entry and main DCDC power regulators



LTM4619 input Voltage Range: 4.5V to 26.5V




LTM4620 input Voltage Range: 4.5V to 16V



- (1) - place capacitors on the regulator outputs
- (2) - place capacitors away from the regulator outputs
- (3) - 0R solder jumper, to test power regulator outputs before powering FPGA



Title Power entry and main DCDC power regulators			
Size A3	Type SE	DWG NO. CSL_FTRN_AMC	REV. A
			SHEET 4 OF 17

	3
FPGA decoupling, LDO regulators, power indicators	



IMPORTANT! (LOG1Q)
In the PCB layout, the traces from FPGA pins D26 and AE1 to the R11 and R12 resistors need to be routed so that they avoid any aggressor signals. R11 and R12 must be 1% or better!

IMPORTANT!
Separate VCC and VCCP planes into two different power layers on the PCB!









(1) - 0R solder connection,
to test regulator outputs
before connecting to load

Title				FPGA decoupling, LDO regulators, power indicators			
Size	Type	CSL_FTRN_AMC				REV.	
A3	SE	DWG.NO.				A	
						SHEET	
						5 OF 17	

FPGA and CPLD JTAG, FPGA gateway FLASH, User Flash


USB connector JTAG signals flow : C (connector) > R (resistor) > B (buffer) > P (PROG - CPLD) > F (FPGA) > B > C




	Title			FPGA and CPLD JTAG, FPGA gateway FLASH, User Flash		
	Size	Type	REV.			
	A3	SE	A			
	DWG. NO.			CSL_FTRN_AMC		
	SHEET			6 OF 17		

User interface - USB, Display, push buttons, HEX switch, LEDs


DISPLAY LCD LED driver, connector




LOG1C




FPGA Push Button and HEX switch




CPLD Push Button and HEX switch




PROG status LEDs (on board)




WR / FTRN STATUS LEDs (on front panel from FPGA)




USER LEDs (on board from FPGA)




Logic analyzer connector




USB bridge - USB 2.0



LOG1D





LOG1G






IMPORTANT! (USB1B)
Connect AGND to GND with as short a path as possible!

Title		User interface - USB, Display, push buttons, HEX switch, LEDs					REV.		
Size	Type	CSL_FTRN_AMC					A		
A3	SE	DWG.NO.							
							SHEET		
							7 OF 17		

Clocking: White Rabbit DAC, oscillators, PLL ; System clocks and clock crosspoint switch



(7) WR_nDAC_CS1 >> WR_nDAC_CS1
(7) WR_nDAC_CS2 >> WR_nDAC_CS2
(7) WR_DAC_DIN >> WR_DAC_DIN
(7) WR_DAC_SCLK >> WR_DAC_SCLK




Title: Clocking: White Rabbit DAC, oscillators, PLL ;
System clocks and clock crosspoint switch








Size: A3 SE DWG. NO. **CSL_FTRN_AMC** REV. A

SHEET 8 OF 17

Fiber SFP, PCIe <> FPGA connections



- **IMPORTANT!**
- **Hi speed Gigabit lines**
- **100R differential**




1. when #MMC_SPI0_SEL_FPGA is LO, MMC_SPI0_MISO is driven by FPGA,
2. when #MMC_SPI0_SEL_FPGA is HI, FPGA pin on MMC_SPI0_MISO must be Hi-Z!

MMC_QUIESCE_OUT - MMC notifies FPG
that AMC will be shut down
MMC_QUIESCE_IN - FPGA notifies MMC
that FPGA is ready for shutdown





MMC or AUX power enables triggers to backplane
but FPGA/SW can give veto.

IO block power supply, FPGA <-> IO block connections




(1) - 0R solder connection, to test regulator outputs before connecting to load






IO block power supply, FPGA <> IO block connections					
Size	Type	DWG. NO.			REV.
A3	SE	CSL_FTRN_AMC			A
					SHEET
					10 OF 17

[illegible][illegible]

LVTTL IO blocks 4-5, IO CLOCK input



Title LVTTL IO blocks 4-5, IO CLOCK input				
Size A3	Type SE	DWG.NO.	CSL_FTRN_AMC	REV. A
				SHEET 12 OF 17



	Title MMC, IPMI				
	Size A3	Type SE	DWG NO. CSL_FTRN_AMC		REV. A
					SHEET 13 OF 17

14 OF 17

Backplane buffers - MTCA.4 TCLK A-D, Libera B triggers

<< FPGA - Backplane >>

FPGA LVDS outputs

Libera LVDS TRIGGERS to Libera B module 2 slot

MTCA.4 LVDS CLOCKS (TCLK A-D)

FPGA LVDS IOs

OCB1, ICB1, OCB2, ICB2, OCB3, ICB3, OCB4, ICB4, TCKX1, TCKX2, TCKX3, TCKX4

LIB TRIG OE

TCLK DE x - buffer outputs towards backplane disabled by default.

#TCLK RE x - buffer outputs towards FPGA disabled by default.

OCB1-4, ICB1-4, TCKX1-4

Table

Backplane buffers - MTCA.4 TCLK A-D, Libera B triggers			
Size	Type	DWG. NO.	REV.
A3	SE	CSL_FTRN_AMC	A

15 OF 17

Backplane buffers - MTCA.4 TCLK A-D, Libera B triggers

<< FPGA - Backplane >>

FPGA LVDS outputs

Libera LVDS TRIGGERS to Libera B module 2 slot

MTCA.4 LVDS CLOCKS (TCLK A-D)

FPGA LVDS IOs

TCLK DE x -
buffer outputs towards backplane
disabled by default.

#TCLK RE x -
buffer outputs towards FPGA
disabled by default.

Title: Backplane buffers - MTCA.4 TCLK A-D, Libera B triggers


Size: A3

Type: SE

DWG. NO.: CSL_FTRN_AMC

REV. A

SHEET 15 OF 17



Backplane buffers - MTCA.4 TCLK A-D, Libera B triggers

<< FPGA - Backplane >>

FPGA LVDS outputs

Libera LVDS TRIGGERS to Libera B module 2 slot

MTCA.4 LVDS CLOCKS (TCLK A-D)

FPGA LVDS IOs

TCLK DE x - buffer outputs towards backplane disabled by default.







#TCLK RE x - buffer outputs towards FPGA disabled by default.

Title: Backplane buffers - MTCA.4 TCLK A-D, Libera B triggers
Size: A3
Type: SE
DWG. NO.: CSL_FTRN_AMC
REV.: A
SHEET 15 OF 17


Backplane buffers - MTCA.4 PORT 17-20 (M-LVDS triggers, clocks, gates)

<< FPGA - Backplane >>

{10} MLVDIO_FSEN >> MLVDIO_FSEN
{10} #MLVDIO_PDN >> #MLVDIO_PDN





/RE and FSEN pins have internal pull-UP resistors.
DE and PDN pin has internal pull-DOWN resistors.



Define state when /RE is HI.

FPGA LVDS I/Os

MTCA.4 M-LVDS TRIGGERS, GATES (PORT 17-20)







Title				
Backplane buffers - MTCA.4 PORT 17-20 (M-LVDS triggers, clocks, gates)				
Size	Type	CSL_FTRN_AMC		REV.
A3	SE	DWG.NO.		A
				SHEET
				16 OF 17

Backplane buffers - MTCA.4 PORT 12-15 (High Speed Serial)


IMPORTANT!
Hi speed Gigabit lines
100R differential

<< FPGA - Backplane >>

(9) HSS_RX_EQ_EN >> HSS_RX_EQ_EN
(9) HSS_TX_PE_EN >> HSS_TX_PE_EN



PE - Transmit Pre-Emphasis select pin. There is a 20k pulldown resistor on this pin.
EQ - Receive Equalization select pin. There is a 20k pulldown resistor on this pin.
SEL0, SEL1 - Switch configuration pins. There is a 20k pulldown resistor on this pin.



MTCA.4 backplane PORTs 12-15,

Title Backplane buffers - MTCA.4 PORT 12-15 (High Speed Serial)

Size	Type	DWG.NO.	REV.
A3	SE	CSL_FTRN_AMC	A

SHEET 17 OF 17