Skip to content

T
TDC core
Commit 80ae39d8 authored by Sebastien Bourdeauducq's avatar Sebastien Bourdeauducq
Browse files
Options

demo: provide calibration clock

parent edce0bce
Hide whitespace changes
Inline Side-by-side
Showing with 18 additions and 4 deletions
demo/boards/spec/rtl/system.v
View file @ 80ae39d8
......@@ -32,8 +32,7 @@ module system(
output [3:0] led,
// TDC
input [1:0] tdc_signal,
input [1:0] tdc_calib
input [1:0] tdc_signal
);
//------------------------------------------------------------------
......@@ -456,6 +455,8 @@ sysctl #(
//---------------------------------------------------------------------------
// TDC
//---------------------------------------------------------------------------
wire [1:0] tdc_calib;
tdc_hostif #(
.g_CHANNEL_COUNT(2),
.g_CARRY4_COUNT(100),
......@@ -485,4 +486,19 @@ tdc_hostif #(
.calib_i(tdc_calib)
);
// startup calibration oscillator
wire cal_clk16x;
wire cal_clk;
tdc_ringosc #(
.g_LENGTH(31)
) calib_osc (
.en_i(~sys_rst),
.clk_o(cal_clk16x)
);
reg [3:0] cal_clkdiv;
always @(posedge cal_clk16x) cal_clkdiv <= cal_clkdiv + 4'd1;
assign cal_clk = cal_clkdiv[3];
assign tdc_calib = {2{cal_clk}};
endmodule
demo/boards/spec/synthesis/common.ucf
View file @ 80ae39d8
......@@ -26,8 +26,6 @@ NET "led[3]" LOC = C20 | IOSTANDARD = "LVCMOS18";
# FIXME
NET "tdc_signal[0]" LOC = AB11 | IOSTANDARD = LVCMOS25 | PULLDOWN;
NET "tdc_signal[1]" LOC = Y11 | IOSTANDARD = LVCMOS25 | PULLDOWN;
NET "tdc_calib[0]" LOC = AB12 | IOSTANDARD = LVCMOS25 | PULLDOWN;
NET "tdc_calib[1]" LOC = AA12 | IOSTANDARD = LVCMOS25 | PULLDOWN;
# ==== TDC core ====
NET "tdc/cmp_tdc/cmp_channelbank/g_channels[0].cmp_channel/muxed_signal" TIG;
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment