Remove default generic values

parent b079fdd3
......@@ -25,7 +25,7 @@ use UNISIM.vcomponents.all;
entity tdc_delayline is
generic (
g_WIDTH : positive := 4 -- number of CARRY4 elements
g_WIDTH : positive -- number of CARRY4 elements
);
port (
clk_sample_i : in std_logic;
......
......@@ -24,7 +24,7 @@ entity tdc_lbc is
generic (
-- Number of output bits.
-- The number of input bits is 2^g_N-1.
g_N : positive := 4
g_N : positive
);
port (
polarity_i : in std_logic;
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment