Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
S
Simple VME FMC Carrier 7 - SVEC7
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 12
    • Issues 12
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 1
    • Merge Requests 1
  • CI / CD
    • CI / CD
    • Pipelines
    • Jobs
    • Schedules
    • Charts
  • Wiki
    • Wiki
  • Snippets
    • Snippets
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Jobs
  • Commits
  • Issue Boards
  • Projects
  • Simple VME FMC Carrier 7 - SVEC7
  • Issues
  • #95

Closed
Open
Opened Jul 08, 2020 by Evangelia Gousiou@egousiou
  • Report abuse
  • New issue
Report abuse New issue

Silkscreen

Top Silkscreen:

  • Move P1V8 closer to B2
  • TP are not actual Test Points, could be renamed?
  • It is not clear what "FPGA MOSI" and "AFPGA CSO" refer to
  • SW1: addition of some description for more user-friendliness

Bottom Silkscreen:

  • Some components seem upside down: C359, C352, C353, C357 R187, IC8, C43, C68, R150, LD19 C251, C252 C244, C247, C248, C142 C380, C378 C202, R97 C333 R137, R107
Assignee
Assign to
None
Milestone
None
Assign milestone
Time tracking
None
Due date
No due date
0
Labels
None
Assign labels
  • View project labels
Reference: project/svec7#95