Gateware: missing timing constraint in golden bitstream
The current gateware design for the golden bitstream is missing the timing constraint for the 20MHz VCXO clock input, which is used to derive the system clock. The design is essentially running unconstrained!
A new 50ns PERIOD timing constraint should be put in place for the clk_20m_vcxo_i NET.