Programming languages used in this repository

  •   VHDL
    46.69 %
  •   Verilog
    25.92 %
  •   SystemVerilog
    11.04 %
  •   C
    8.52 %
  •   Stata
    3.02 %
  •   HTML
    2.19 %
  •   Python
    1.09 %
  •   Lua
    1.02 %
  •   Makefile
    0.28 %
  •   Tcl
    0.18 %
  •   Shell
    0.05 %

Commit statistics for 79b1f8e78fd55e4ddd224af6ee7c53ccc26f5a8e Jun 08 - Oct 17

  • Total: 144 commits
  • Average per day: 0.1 commits
  • Authors: 7

Commits per day of month

Commits per weekday

Commits per day hour (UTC)