Skip to content

S
Simple VME FMC Carrier SVEC
Commit add3785a authored by Tomasz Wlostowski's avatar Tomasz Wlostowski
Browse files
Options

svec7: SFPGA top level test with final FPGA Pinout

parent d02d1f4a
Expand all Hide whitespace changes
Inline Side-by-side
Showing with 193 additions and 138 deletions
hdl/top/svec7_sfpga/svec7_sfpga_top.ucf
View file @ add3785a
This diff is collapsed.
hdl/top/svec7_sfpga/svec7_sfpga_top.vhd
View file @ add3785a
...@@ -64,6 +64,7 @@ entity svec7_sfpga_top is ...@@ -64,6 +64,7 @@ entity svec7_sfpga_top is
------------------------------------------------------------------------- -------------------------------------------------------------------------
vme_write_n_i : in std_logic; vme_write_n_i : in std_logic;
vme_sysclk_i : in std_logic;
vme_sysreset_n_i : in std_logic; vme_sysreset_n_i : in std_logic;
vme_retry_oe_o : out std_logic; vme_retry_oe_o : out std_logic;
vme_retry_n_o : out std_logic; vme_retry_n_o : out std_logic;
...@@ -87,16 +88,31 @@ entity svec7_sfpga_top is ...@@ -87,16 +88,31 @@ entity svec7_sfpga_top is
vme_am_i : in std_logic_vector(5 downto 0); vme_am_i : in std_logic_vector(5 downto 0);
vme_addr_b : inout std_logic_vector(31 downto 1); vme_addr_b : inout std_logic_vector(31 downto 1);
vme_berr_r_i : in std_logic;
vme_noga_i : in std_logic_vector(4 downto 0); vme_dtack_r_i : in std_logic;
vme_use_ga_i : in std_logic; vme_retry_r_i : in std_logic;
vme_trst_i : in std_logic;
vme_tck_i : in std_logic;
vme_tdi_i : in std_logic;
vme_tms_i : in std_logic;
vme_tdo_o : out std_logic;
vme_tdo_oe_o : out std_logic;
afpga_clk_p_i : in std_logic; afpga_clk_p_i : in std_logic;
afpga_clk_n_i : in std_logic; afpga_clk_n_i : in std_logic;
afpga_rx_i : in std_logic_vector(4 downto 0); afpga_rx_i : in std_logic_vector(4 downto 0);
afpga_tx_o : out std_logic_vector(4 downto 0); afpga_tx_o : out std_logic_vector(4 downto 0);
afpga_cso_b_o : out std_logic;
afpga_mosi_o : out std_logic;
afpga_miso_i : in std_logic;
afpga_cclk_o : out std_logic;
pushbutton_i :in std_logic;
------------------------------------------------------------------------- -------------------------------------------------------------------------
-- AFPGA boot signals -- AFPGA boot signals
------------------------------------------------------------------------- -------------------------------------------------------------------------
...@@ -118,15 +134,8 @@ entity svec7_sfpga_top is ...@@ -118,15 +134,8 @@ entity svec7_sfpga_top is
debugled_n_o : out std_logic_vector(2 downto 1); debugled_n_o : out std_logic_vector(2 downto 1);
------------------------------------------------------------------------- afpga_mode_ctrl_o : out std_logic_vector(2 downto 0);
-- Slave SPI interface allowing the Application FPGA to access the SPI flash
-------------------------------------------------------------------------
-- afpga_flash_sck_i : in std_logic;
-- afpga_flash_mosi_i : in std_logic;
-- afpga_flash_cs_n_i : in std_logic;
-- afpga_flash_miso_o : out std_logic;
-- Onboard PLL enable signal. Must be one for the clock system to work. -- Onboard PLL enable signal. Must be one for the clock system to work.
pll_ce_o : out std_logic pll_ce_o : out std_logic
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment