Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Simple VME FMC Carrier SVEC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
14
Issues
14
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Simple VME FMC Carrier SVEC
Commits
84ff1837
Commit
84ff1837
authored
Sep 24, 2019
by
Federico Vaga
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
sw:drv: follow HDL renaming template -> base
Signed-off-by:
Federico Vaga
<
federico.vaga@cern.ch
>
parent
dcea0685
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
18 additions
and
18 deletions
+18
-18
Makefile
software/kernel/Makefile
+1
-1
svec-core-fpga.c
software/kernel/svec-core-fpga.c
+16
-16
svec.h
software/kernel/svec.h
+1
-1
No files found.
software/kernel/Makefile
View file @
84ff1837
...
...
@@ -26,7 +26,7 @@ all: modules
.PHONY
:
all modules clean help install modules_install svec-core-fpga.h
svec-core-fpga.h
:
$(CHEBY)
--gen-c
-i
$(HDL_DIR)
/rtl/svec_
templat
e_regs.cheby
>
$@
$(CHEBY)
--gen-c
-i
$(HDL_DIR)
/rtl/svec_
bas
e_regs.cheby
>
$@
modules help install modules_install
:
svec-core-fpga.h
$(MAKE)
-C
$(LINUX)
M
=
$(
shell
pwd
)
\
...
...
software/kernel/svec-core-fpga.c
View file @
84ff1837
...
...
@@ -21,17 +21,17 @@ enum svec_fpga_irq_lines {
};
enum
svec_fpga_csr_offsets
{
SVEC_FPGA_CSR_APP_OFF
=
SVEC_
TEMPLAT
E_REGS_CSR
+
0x00
,
SVEC_FPGA_CSR_RESETS
=
SVEC_
TEMPLAT
E_REGS_CSR
+
0x04
,
SVEC_FPGA_CSR_FMC_PRESENT
=
SVEC_
TEMPLAT
E_REGS_CSR
+
0x08
,
SVEC_FPGA_CSR_DDR_STATUS
=
SVEC_
TEMPLAT
E_REGS_CSR
+
0x10
,
SVEC_FPGA_CSR_PCB_REV
=
SVEC_
TEMPLAT
E_REGS_CSR
+
0x14
,
SVEC_FPGA_CSR_APP_OFF
=
SVEC_
BAS
E_REGS_CSR
+
0x00
,
SVEC_FPGA_CSR_RESETS
=
SVEC_
BAS
E_REGS_CSR
+
0x04
,
SVEC_FPGA_CSR_FMC_PRESENT
=
SVEC_
BAS
E_REGS_CSR
+
0x08
,
SVEC_FPGA_CSR_DDR_STATUS
=
SVEC_
BAS
E_REGS_CSR
+
0x10
,
SVEC_FPGA_CSR_PCB_REV
=
SVEC_
BAS
E_REGS_CSR
+
0x14
,
};
enum
svec_fpga_therm_offsets
{
SVEC_FPGA_THERM_SERID_MSB
=
SVEC_
TEMPLAT
E_REGS_THERM_ID
+
0x0
,
SVEC_FPGA_THERM_SERID_LSB
=
SVEC_
TEMPLAT
E_REGS_THERM_ID
+
0x4
,
SVEC_FPGA_THERM_TEMP
=
SVEC_
TEMPLAT
E_REGS_THERM_ID
+
0x8
,
SVEC_FPGA_THERM_SERID_MSB
=
SVEC_
BAS
E_REGS_THERM_ID
+
0x0
,
SVEC_FPGA_THERM_SERID_LSB
=
SVEC_
BAS
E_REGS_THERM_ID
+
0x4
,
SVEC_FPGA_THERM_TEMP
=
SVEC_
BAS
E_REGS_THERM_ID
+
0x8
,
};
enum
svec_fpga_meta_cap_mask
{
...
...
@@ -72,8 +72,8 @@ static int svec_fpga_dbg_bld_info(struct seq_file *s, void *offset)
return
0
;
}
for
(
off
=
SVEC_
TEMPLAT
E_REGS_BUILDINFO
;
off
<
SVEC_
TEMPLATE_REGS_BUILDINFO
+
SVEC_TEMPLAT
E_REGS_BUILDINFO_SIZE
-
1
;
for
(
off
=
SVEC_
BAS
E_REGS_BUILDINFO
;
off
<
SVEC_
BASE_REGS_BUILDINFO
+
SVEC_BAS
E_REGS_BUILDINFO_SIZE
-
1
;
off
+=
4
)
{
uint32_t
tmp
=
ioread32be
(
svec_fpga
->
fpga
+
off
);
int
k
;
...
...
@@ -173,8 +173,8 @@ static struct resource svec_fpga_vic_res[] = {
{
.
name
=
"htvic-mem"
,
.
flags
=
IORESOURCE_MEM
,
.
start
=
SVEC_
TEMPLAT
E_REGS_VIC
,
.
end
=
SVEC_
TEMPLAT
E_REGS_VIC
,
.
start
=
SVEC_
BAS
E_REGS_VIC
,
.
end
=
SVEC_
BAS
E_REGS_VIC
,
},
{
.
name
=
"htvic-irq"
,
.
flags
=
IORESOURCE_IRQ
|
IORESOURCE_IRQ_HIGHLEVEL
,
...
...
@@ -230,8 +230,8 @@ static struct resource svec_fpga_fmc_i2c_res[] = {
{
.
name
=
"i2c-ocores-mem"
,
.
flags
=
IORESOURCE_MEM
,
.
start
=
SVEC_
TEMPLAT
E_REGS_FMC_I2C
,
.
end
=
SVEC_
TEMPLATE_REGS_FMC_I2C
+
SVEC_TEMPLAT
E_REGS_FMC_I2C_SIZE
-
1
,
.
start
=
SVEC_
BAS
E_REGS_FMC_I2C
,
.
end
=
SVEC_
BASE_REGS_FMC_I2C
+
SVEC_BAS
E_REGS_FMC_I2C_SIZE
-
1
,
},
{
.
name
=
"i2c-ocores-irq"
,
.
flags
=
IORESOURCE_IRQ
|
IORESOURCE_IRQ_HIGHLEVEL
,
...
...
@@ -253,8 +253,8 @@ static struct resource svec_fpga_spi_res[] = {
{
.name = "spi-ocores-mem",
.flags = IORESOURCE_MEM,
.start = SVEC_
TEMPLAT
E_REGS_FLASH_SPI,
.end = SVEC_
TEMPLATE_REGS_FLASH_SPI + SVEC_TEMPLAT
E_REGS_FLASH_SPI_SIZE - 1,
.start = SVEC_
BAS
E_REGS_FLASH_SPI,
.end = SVEC_
BASE_REGS_FLASH_SPI + SVEC_BAS
E_REGS_FLASH_SPI_SIZE - 1,
}, {
.name = "spi-ocores-irq",
.flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL,
...
...
software/kernel/svec.h
View file @
84ff1837
...
...
@@ -49,7 +49,7 @@ enum {
enum
{
/* Metadata */
SVEC_META_BASE
=
SVEC_
TEMPLAT
E_REGS_METADATA
,
SVEC_META_BASE
=
SVEC_
BAS
E_REGS_METADATA
,
SVEC_META_VENDOR
=
SVEC_META_BASE
+
FPGA_META_VENDOR
,
SVEC_META_DEVICE
=
SVEC_META_BASE
+
FPGA_META_DEVICE
,
SVEC_META_VERSION
=
SVEC_META_BASE
+
FPGA_META_VERSION
,
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment