Commit 5075aa8e authored by Dimitris Lampridis's avatar Dimitris Lampridis Committed by Dimitris Lampridis

update changelog with hdl-related changes

parent 4c6598db
......@@ -13,13 +13,27 @@ Added
- ci: better automation
- sw: support for Linux 5.10
- hdl: unused and obsolete top-levels and simulations
- hdl: Xilinx chipscope for SFPGA (files were actually for AFPGA)
- hdl: 'golden_wr' top-level renamed to 'wr_example'
- hdl: 'template' testbench now used for simulating the golden top-level
- sw|API change: the API to flash a bitstream moved from debugfs to sysfs. The
Linux kernel community removed API we used. The same behavior was achievable
only using sysfs.
- bld: improved Makefiles
- hdl: building of all top-levels
- hdl: missing ddr and wr-cores dependencies
- hdl: corrected and re-enabled timing constraints
- hdl: location of general-cores in rtl Manifest
2.0.4 - 2021-07-29
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment