Commit 190e95de authored by Dimitris Lampridis's avatar Dimitris Lampridis

Merge branch '15-release_v3.0.0' into 'master'

Resolve "Make v3.0.0 release"

Closes #15

See merge request be-cem-edl/fec/hardware-modules/svec!12
parents 8c43259e c91efa5e
......@@ -6,6 +6,34 @@
Change Log
==========
3.0.0 - 2022-12-05
==================
Added
-----
- ci: better automation
- sw: support for Linux 5.10
Removed
-------
- hdl: unused and obsolete top-levels and simulations
- hdl: Xilinx chipscope for SFPGA (files were actually for AFPGA)
Changed
-------
- hdl: 'golden_wr' top-level renamed to 'wr_example'
- hdl: 'template' testbench now used for simulating the golden top-level
- sw|API change: the API to flash a bitstream moved from debugfs to sysfs. The
Linux kernel community removed API we used. The same behavior was achievable
only using sysfs.
- bld: improved Makefiles
Fixed
-----
- hdl: building of all top-levels
- hdl: missing ddr and wr-cores dependencies
- hdl: corrected and re-enabled timing constraints
- hdl: location of general-cores in rtl Manifest
2.0.4 - 2021-07-29
==================
Fixed
......
......@@ -24,7 +24,7 @@
# -- Project information -----------------------------------------------------
project = 'SVEC'
copyright = '2019, Federico Vaga <federico.vaga@cern.ch>'
copyright = '2019, CERN (home.cern)'
author = 'Federico Vaga <federico.vaga@cern.ch>'
# -- General configuration ---------------------------------------------------
......
# SPDX-FileCopyrightText: 2022 CERN
#
# SPDX-License-Identifier: CC-BY-SA-4.0+
sphinx
sphinx_rtd_theme
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment