Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Simple VME FMC Carrier SVEC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
14
Issues
14
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Simple VME FMC Carrier SVEC
Commits
0ea886c0
Commit
0ea886c0
authored
Jul 24, 2019
by
Dimitris Lampridis
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[hdl] expose WR aux clock interface
parent
1ed0766d
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
18 additions
and
0 deletions
+18
-0
svec_template_wr.vhd
hdl/rtl/svec_template_wr.vhd
+18
-0
No files found.
hdl/rtl/svec_template_wr.vhd
View file @
0ea886c0
...
...
@@ -55,6 +55,8 @@ entity svec_template_wr is
g_NUM_USER_IRQ
:
natural
:
=
1
;
-- WR PTP firmware.
g_DPRAM_INITF
:
string
:
=
"../../../../wr-cores/bin/wrpc/wrc_phy8.bram"
;
-- Number of aux clocks syntonized by WRPC to WR timebase
g_AUX_CLKS
:
integer
:
=
0
;
-- Fabric interface selection for WR Core:
-- plain = expose WRC fabric interface
-- streamers = attach WRC streamers to fabric interface
...
...
@@ -90,6 +92,9 @@ entity svec_template_wr is
clk_125m_gtp_n_i
:
in
std_logic
:
=
'0'
;
clk_125m_gtp_p_i
:
in
std_logic
:
=
'0'
;
-- Aux clocks, which can be disciplined by the WR Core
clk_aux_i
:
in
std_logic_vector
(
g_AUX_CLKS
-1
downto
0
)
:
=
(
others
=>
'0'
);
---------------------------------------------------------------------------
-- VME interface
---------------------------------------------------------------------------
...
...
@@ -293,6 +298,12 @@ entity svec_template_wr is
tm_tai_o
:
out
std_logic_vector
(
39
downto
0
);
tm_cycles_o
:
out
std_logic_vector
(
27
downto
0
);
-- Aux clocks control
tm_dac_value_o
:
out
std_logic_vector
(
23
downto
0
);
tm_dac_wr_o
:
out
std_logic_vector
(
g_AUX_CLKS
-1
downto
0
);
tm_clk_aux_lock_en_i
:
in
std_logic_vector
(
g_AUX_CLKS
-1
downto
0
)
:
=
(
others
=>
'0'
);
tm_clk_aux_locked_o
:
out
std_logic_vector
(
g_AUX_CLKS
-1
downto
0
);
-- PPS output
pps_p_o
:
out
std_logic
;
pps_led_o
:
out
std_logic
;
...
...
@@ -766,6 +777,7 @@ begin -- architecture top
g_VERBOSE
=>
g_VERBOSE
,
g_with_external_clock_input
=>
TRUE
,
g_dpram_initf
=>
g_DPRAM_INITF
,
g_AUX_CLKS
=>
g_AUX_CLKS
,
g_AUX_PLL_CFG
=>
c_WRPC_PLL_CONFIG
,
g_STREAMERS_OP_MODE
=>
g_STREAMERS_OP_MODE
,
g_TX_STREAMER_PARAMS
=>
g_TX_STREAMER_PARAMS
,
...
...
@@ -779,6 +791,7 @@ begin -- architecture top
clk_125m_gtp_n_i
=>
clk_125m_gtp_n_i
,
clk_125m_gtp_p_i
=>
clk_125m_gtp_p_i
,
clk_10m_ext_i
=>
clk_ext_10m
,
clk_aux_i
=>
clk_aux_i
,
clk_sys_62m5_o
=>
clk_sys_62m5
,
clk_ref_125m_o
=>
clk_ref_125m
,
...
...
@@ -851,6 +864,11 @@ begin -- architecture top
tm_tai_o
=>
tm_tai_o
,
tm_cycles_o
=>
tm_cycles_o
,
tm_dac_value_o
=>
tm_dac_value_o
,
tm_dac_wr_o
=>
tm_dac_wr_o
,
tm_clk_aux_lock_en_i
=>
tm_clk_aux_lock_en_i
,
tm_clk_aux_locked_o
=>
tm_clk_aux_locked_o
,
pps_p_o
=>
pps_p_o
,
pps_led_o
=>
pps_led_o
,
link_ok_o
=>
link_ok_o
,
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment