



Copyright CERN 2011.


This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1 (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



Project/Equipment		Simple VME FMC Carrier	
Document		Designer	G.Kasprowicz
		Drawn by	G.Kasprowicz
		Check by	T.Janicki
		Last Mod.	2012-02-07
		File	DDR3 SchDoc
		Print Date	2012-02-08 01:55:48
		Sheet	5 of 15
		EDA-xxxx	A3

DDR3 memory
- bank 4 -


FMC slot 1



Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.1 for applicable conditions.

FMC1_LaP and FMC1_LaN are 100ohms diff. pairs





NB: the LVDS pairs must have a differential impedance of 100 ohm and be routed with no skew between the P and the N lines. The skew between the various La pairs should be kept as low as possible.

FMC2_LaP and FMC2_LaN are 100ohms diff. pairs



FMC slot 2







Project/Equipment		Simple VME FMC Carrier	
Document		FMC Connector	
 	Designer	G. Kasprzowicz	2011/2012
	Drawn by	G. Kasprzowicz	2011/2012
	Check by	T. Janicki	23/01/2012
	Last Mod.		2012-02-08
	File	FMC_CONNECTORS SchDoc	
Print Date		2012-02-08 01:55:49	Sheet 7 of 15
European Organization for Nuclear Research		EDA-xxxx	A3
CH-1211 Geneva 23 - Switzerland			

Copyright CERN 2011.




This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (http://ohwr.org/CERN_OHL). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Power: GTPs power plane, and signal plane should be separated by a ground plane from any signal passing close.

The capacitor bank recommended for decoupling is described in: Xilinx user guide Spartan-6 FPGA GTP Transceivers (ug386.pdf). Chapter 5 Board Design Guidelines. Check Table 5-2: Recommended Minimum Decoupling for Spartan-6 FPGA GTPA1_DUAL Tiles and Figure 5-11: Stackup for GTP Power and Signal Layers.



SATA connectors




Project/Equipment		Simple VME FMC Carrier	
Document		Designer	G. Kasprzowicz
		Drawn by	G. Kasprzowicz
		Check by	T. Janicki
		Last Mod.	2012-02-07
		File	FPGA_GTP_SchDoc
		Print Date	2012-02-08 01:55:49
		Sheet	8 of 15
		File	A3



GTP and SATA





European Organization for Nuclear Research
CH-1211 Geneva 23 - Switzerland

EDA-xxxx






Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1 (<http://ohw.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



For SFP,
 $V_{ih} = 2.0V$ so it can
 driven from 2.5V
 supplied FPGA port

▲ The LVDS receiver can be used to feed a clock to a "custom white rabbit copper SFP".




ESD Discharge at Top of card

ESD Discharge at Bottom of card



Project/Equipment		Simple VME FMC Carrier	
Document		Designer	G.Kasprowicz
BE-00		Drawn by	G.Kasprowicz
		Check by	J.Janicki
		Last Mod.	-
		File	FrontPanel.SchDoc
		Print Date	2012-02-08 01:55:49
European Organization for Nuclear Research CH-1211 GenÈve 23 - Switzerland		Sheet	9 of 15
		EDA-xxxx	A3



Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.1 for applicable conditions.

The only boot mode for AFPGA is from the SFPGA.
The FPGA is in Slave SPI mode and is configured via the SFPGA by the driver at startup.
BOOT_SEL0=high
BOOT_SEL1=low

SFPGA configuration mode
Master SPI (default mode)
M0=high
M1=low

Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v. 1.1 for applicable conditions.

Vref = 0.765V Vout / Vref = 1.53V tolerance = 1% Vout / Vref = 2.000 (Vout / Vref) - 1 = 1.000 = R1 / R2					
R1 = 100.0?	R2 = 100.0?	Ir = 7.650mA	Vout = 1.530V	R1/R2 = 1.000	Error = 0.00%
R1 = 110.0?	R2 = 110.0?	Ir = 6.955mA	Vout = 1.530V	R1/R2 = 1.000	Error = 0.00%
R1 = 120.0?	R2 = 120.0?	Ir = 6.375mA	Vout = 1.530V	R1/R2 = 1.000	Error = 0.00%
R1 = 130.0?	R2 = 130.0?	Ir = 5.885mA	Vout = 1.530V	R1/R2 = 1.000	Error = 0.00%
R1 = 150.0?	R2 = 150.0?	Ir = 5.100mA	Vout = 1.530V	R1/R2 = 1.000	Error = 0.00%
R1 = 160.0?	R2 = 160.0?	Ir = 4.781mA	Vout = 1.530V	R1/R2 = 1.000	Error = 0.00%
R1 = 180.0?	R2 = 180.0?	Ir = 4.250mA	Vout = 1.530V	R1/R2 = 1.000	Error = 0.00%
R1 = 200.0?	R2 = 200.0?	Ir = 3.825mA	Vout = 1.530V	R1/R2 = 1.000	Error = 0.00%
R1 = 220.0?	R2 = 220.0?	Ir = 3.477mA	Vout = 1.530V	R1/R2 = 1.000	Error = 0.00%
R1 = 240.0?	R2 = 240.0?	Ir = 3.188mA	Vout = 1.530V	R1/R2 = 1.000	Error = 0.00%
R1 = 270.0?	R2 = 270.0?	Ir = 2.833mA	Vout = 1.530V	R1/R2 = 1.000	Error = 0.00%
R1 = 300.0?	R2 = 300.0?	Ir = 2.550mA	Vout = 1.530V	R1/R2 = 1.000	Error = 0.00%
R1 = 330.0?	R2 = 330.0?	Ir = 2.318mA	Vout = 1.530V	R1/R2 = 1.000	Error = 0.00%
R1 = 360.0?	R2 = 360.0?	Ir = 2.125mA	Vout = 1.530V	R1/R2 = 1.000	Error = 0.00%
R1 = 390.0?	R2 = 390.0?	Ir = 1.962mA	Vout = 1.530V	R1/R2 = 1.000	Error = 0.00%
R1 = 430.0?	R2 = 430.0?	Ir = 1.779mA	Vout = 1.530V	R1/R2 = 1.000	Error = 0.00%
R1 = 470.0?	R2 = 470.0?	Ir = 1.628mA	Vout = 1.530V	R1/R2 = 1.000	Error = 0.00%

Power estimation:

P1V2
APFGA 3A
SFGPA 500mA

P1V5

APFGA 1A + 2x DDR3 (max 2x 530mW)
(http://download.microm.com/pdf/technote/ddr3/TN41_01DDR3%20Power.pdf)
estimated power from P1V5 is about 1.5A

P2V5

APFGA 2A

P2V5_FMC1

FMC slot 2A (HPC - 4A, LPC - 2A)

P2V5_FMC2

FMC slot 2A (HPC - 4A, LPC - 2A)

P3V3_FMC1

FMC slot 2A

Vref = 0.765V

Vout / Vref = 1.2V

tolerance = 1% Vout / Vref = 1.569

(Vout / Vref) - 1 = 0.569 = R1 / R2

R1 = 220.0?

R2 = 390.0?

Ir = 1.962mA

Vout = 1.197V

R1/R2 = 0.564

Error = 0.80%

R1 = 390.0?

R2 = 680.0?

Ir = 1.125mA

Vout = 1.204V

R1/R2 = 0.574

Error = 0.86%

R1 = 430.0?

R2 = 750.0?

Ir = 1.020mA

Vout = 1.204V

R1/R2 = 0.573

Error = 0.83%

R1 = 470.0?

R2 = 820.0?

Ir = 0.933mA

Vout = 1.203V

R1/R2 = 0.573

Error = 0.80%

R1 = 620.0?

R2 = 1100.0?

Ir = 0.695mA

Vout = 1.196V

R1/R2 = 0.564

Error = 0.88%

R1 = 680.0?

R2 = 1200.0?

Ir = 0.638mA

Vout = 1.199V

R1/R2 = 0.567

Error = 0.34%

R1 = 910.0?

R2 = 1600.0?

Ir = 0.478mA

Vout = 1.200V

R1/R2 = 0.569

Error = 0.02%

Vref = 0.765V

Vout / Vref = 2.5V

tolerance = 1% Vout / Vref = 3.268

(Vout / Vref) - 1 = 2.268 = R1 / R2

R1 = 2700.0?

R2 = 1200.0?

Ir = 0.638mA

Vout = 2.486V

R1/R2 = 2.250

Error = 0.79%

R1 = 3600.0?

R2 = 1600.0?

Ir = 0.478mA

Vout = 2.486V

R1/R2 = 2.250

Error = 0.79%

R1 = 6800.0?

R2 = 3000.0?

Ir = 0.255mA

Vout = 2.499V

R1/R2 = 2.267

Error = 0.06%

R1 = 7500.0?

R2 = 3300.0?

Ir = 0.232mA

Vout = 2.504V

R1/R2 = 2.273

Error = 0.21%

R1 = 8200.0?

R2 = 3600.0?

Ir = 0.213mA

Vout = 2.508V

R1/R2 = 2.278

Error = 0.43%

LAYOUT NOTES:

- Place the input capacitor close to the top switching FET. The output current loop should also be kept as small as possible.
- Keep the SW node as physically small and short as possible as to minimize parasitic capacitance and inductance and to minimize radiated emissions Kelvin connections should be brought from the output to the feedback pin (FBs) of the device.
- Make a single point connection from the signal ground to power ground
- Do not allow switching current to flow under the device

DC/DC calculations, Vripple=30mV
2.5V, Imax=5.4A, L=1uH, Rrip=5670, C=50uF, ILpeak=3.75
1.2V, Imax=4A, L=1uH, Rrip=4200, C=80uF, ILpeak=6A
2.5V, Imax=4A, L=1uH, Rrip=4200, C=80uF, ILpeak=6
1.5V, Imax=4A, L=1uH, Rrip=4200, C=33uF, ILpeak=6A




2.5V 6A supply for FMCs

2.5V 2.5A, supply of APFGA IO for FMCs

1.2V 4A, supply of FPGA cores


1.5V 1.7A, supply of DDR memories, DDR IO bank




Project/Equipment		Simple PCIe Carrier Board	
Document		Designer GK, MC, TW, EB, PAS	
BE-CO		Drawn by: G. Kasprowicz	
CERN		Check by: MC, TW, EB	
European Organization for Nuclear Research		Last Mod: TW, MC	
CH-1211 Geneva 23 - Switzerland		File PowerSupplies_SchDoc	
Print Date 2012-02-08 01:55:50		Sheet 11 of 15	
EDA-02189-V4-0		A3	



This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1 (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.



Project/Equipment		Simple VME FMC Carrier	
Document BE-CO 		Designer	G Kasprowicz
		Drawn by	Greg Kasprowicz
		Check by	T. Janicki
		Last Mod.	2012-02-08
		File	SFPGA.SchDoc
Print Date		2012-02-08	01:55:50
European Organization for Nuclear Research		Sheet	12 of 15
CERN		EDA-xxxx	A3 -



Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v. 1.1. (<http://ohwr.org/CERNOHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

Copyright CERN 2011.

This documentation describes Open Hardware and is licensed under the CERN OHL v.1.1. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.1. (<http://ohw.org/CERN/OHL>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.1 for applicable conditions.

