Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
SPEC7
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
5
Issues
5
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
SPEC7
Commits
eea1d0c2
Commit
eea1d0c2
authored
Mar 22, 2022
by
Peter Jansweijer
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Don't read bmm file into Vivado project (to avoid error).
parent
ca3fae43
Pipeline
#3367
failed with stage
in 2 minutes and 7 seconds
Changes
8
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
Showing
8 changed files
with
3 additions
and
21 deletions
+3
-21
spec7_wr_hpsec_top.xdc
hdl/top/spec7_ref_design/spec7_wr_hpsec_top.xdc
+0
-3
spec7_wr_hpsec_top_v2.xdc
hdl/top/spec7_ref_design/spec7_wr_hpsec_top_v2.xdc
+0
-3
spec7_wr_ref_top.xdc
hdl/top/spec7_ref_design/spec7_wr_ref_top.xdc
+0
-3
spec7_wr_ref_top_v2.xdc
hdl/top/spec7_ref_design/spec7_wr_ref_top_v2.xdc
+0
-3
spec7_tandem_boot_top.xdc
hdl/top/spec7_tandem_boot/spec7_tandem_boot_top.xdc
+0
-3
viv_do_all.tcl
sw/scripts/viv_do_all.tcl
+1
-1
viv_generate_bd_bmm.tcl
sw/scripts/viv_generate_bd_bmm.tcl
+1
-3
viv_generate_bd_mmi.tcl
sw/scripts/viv_generate_bd_mmi.tcl
+1
-2
No files found.
hdl/top/spec7_ref_design/spec7_wr_hpsec_top.xdc
View file @
eea1d0c2
...
...
@@ -59,9 +59,6 @@ set_multicycle_path 1 -hold -from [get_clocks clk_125m_gtx_odiv2] -to [get_clock
set_multicycle_path 3 -setup -start -from [get_clocks "*clk_500m*"] -to [get_clocks clk_125m_gtx_odiv2]
set_multicycle_path 2 -hold -start -from [get_clocks "*clk_500m*"] -to [get_clocks clk_125m_gtx_odiv2]
# Set BMM_INFO_DESIGN property to avoid ERROR during "Write Bitstream"
set_property BMM_INFO_DESIGN spec7_wr_ref_top.bmm [current_design]
# ---------------------------------------------------------------------------
# -- SPI interface to on board DACs
# ---------------------------------------------------------------------------
...
...
hdl/top/spec7_ref_design/spec7_wr_hpsec_top_v2.xdc
View file @
eea1d0c2
...
...
@@ -59,9 +59,6 @@ set_multicycle_path 1 -hold -from [get_clocks clk_125m_gtx_odiv2] -to [get_clock
set_multicycle_path 3 -setup -start -from [get_clocks "*clk_500m*"] -to [get_clocks clk_125m_gtx_odiv2]
set_multicycle_path 2 -hold -start -from [get_clocks "*clk_500m*"] -to [get_clocks clk_125m_gtx_odiv2]
# Set BMM_INFO_DESIGN property to avoid ERROR during "Write Bitstream"
set_property BMM_INFO_DESIGN spec7_wr_ref_top.bmm [current_design]
# ---------------------------------------------------------------------------
# -- SPI interface to on board DACs
# ---------------------------------------------------------------------------
...
...
hdl/top/spec7_ref_design/spec7_wr_ref_top.xdc
View file @
eea1d0c2
...
...
@@ -59,9 +59,6 @@ set_multicycle_path 1 -hold -from [get_clocks clk_125m_gtx_odiv2] -to [get_clock
set_multicycle_path 3 -setup -start -from [get_clocks "*clk_500m*"] -to [get_clocks clk_125m_gtx_odiv2]
set_multicycle_path 2 -hold -start -from [get_clocks "*clk_500m*"] -to [get_clocks clk_125m_gtx_odiv2]
# Set BMM_INFO_DESIGN property to avoid ERROR during "Write Bitstream"
set_property BMM_INFO_DESIGN spec7_wr_ref_top.bmm [current_design]
# ---------------------------------------------------------------------------
# -- SPI interface to on board DACs
# ---------------------------------------------------------------------------
...
...
hdl/top/spec7_ref_design/spec7_wr_ref_top_v2.xdc
View file @
eea1d0c2
...
...
@@ -59,9 +59,6 @@ set_multicycle_path 1 -hold -from [get_clocks clk_125m_gtx_odiv2] -to [get_clock
set_multicycle_path 3 -setup -start -from [get_clocks "*clk_500m*"] -to [get_clocks clk_125m_gtx_odiv2]
set_multicycle_path 2 -hold -start -from [get_clocks "*clk_500m*"] -to [get_clocks clk_125m_gtx_odiv2]
# Set BMM_INFO_DESIGN property to avoid ERROR during "Write Bitstream"
set_property BMM_INFO_DESIGN spec7_wr_ref_top.bmm [current_design]
# ---------------------------------------------------------------------------
# -- SPI interface to on board DACs
# ---------------------------------------------------------------------------
...
...
hdl/top/spec7_tandem_boot/spec7_tandem_boot_top.xdc
View file @
eea1d0c2
...
...
@@ -2,9 +2,6 @@
# -- Clocks/resets
# ---------------------------------------------------------------------------
# Set BMM_INFO_DESIGN property to avoid ERROR during "Write Bitstream"
#set_property BMM_INFO_DESIGN spec7_wr_ref_top.bmm [current_design]
# ---------------------------------------------------------------------------
# -- PCIe
# ---------------------------------------------------------------------------
...
...
sw/scripts/viv_do_all.tcl
View file @
eea1d0c2
...
...
@@ -135,7 +135,7 @@ foreach line $content {
set use_bmm true
set bmm_file
[
pwd
]
/$line
set bmm_bd
${proj_name}
_bd.bmm
add_files -norecurse
$bmm
_file
#
add_files -norecurse
$bmm
_file
}
}
...
...
sw/scripts/viv_generate_bd_bmm.tcl
View file @
eea1d0c2
...
...
@@ -5,7 +5,7 @@
# Author : Peter Jansweijer <peterj@nikhef.nl>
# Company : Nikhef
# Created : 2018-01-24
# Last update: 202
1-06-01
# Last update: 202
2-03-22
# Platform : FPGA-generics
# Standard : VHDL
#-----------------------------------------------------------------------------
...
...
@@ -35,10 +35,8 @@
#-----------------------------------------------------------------------------
#open_run impl_2
set project_bmm_files
[
get_files *.bmm
]
set BB FALSE
# foreach fn
$project
_bmm_files
{
# set temp
[
file
rootname
$fn
]
# set bd_fn
${temp}
_bd.bmm
...
...
sw/scripts/viv_generate_bd_mmi.tcl
View file @
eea1d0c2
...
...
@@ -5,7 +5,7 @@
# Author : Peter Jansweijer <peterj@nikhef.nl>
# Company : Nikhef
# Created : 2018-01-24
# Last update: 202
1-06-01
# Last update: 202
2-03-22
# Platform : FPGA-generics
# Standard : VHDL
#-----------------------------------------------------------------------------
...
...
@@ -34,7 +34,6 @@
#
#-----------------------------------------------------------------------------
set project_bmm_files
[
get_files *.bmm
]
set BB FALSE
set mmi_file
${proj_name}
.mmi
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment