Skip to content

S
SPEC7
Commit cbaff7e9 authored by Pascal Bos's avatar Pascal Bos
Browse files
Options

Ready for master. 

doc: Restructured Documentation

Updated README


Updated gitignore
parent 26b26732
Pipeline #2343 failed with stage
    in 2 minutes and 19 seconds
    Hide whitespace changes
    Inline Side-by-side
    Showing with 7 additions and 0 deletions
    .gitignore
    View file @ cbaff7e9
    *.log *.log
    *.bit *.bit
    *.mmi
    *.jou *.jou
    *.xsa *.xsa
    hdl/ip/* hdl/ip/*
    ......
    README.md
    View file @ cbaff7e9
    ...@@ -60,3 +60,9 @@ After checking that we can start: ...@@ -60,3 +60,9 @@ After checking that we can start:
    4. In the newly created output dir there now is a BOOT.bin. This file can now be flashed in QSPI memory (mt25ql256-qspi-x8-dual_parallel) with this script. The script assumes a local JTAG connection is made with the spec7. 4. In the newly created output dir there now is a BOOT.bin. This file can now be flashed in QSPI memory (mt25ql256-qspi-x8-dual_parallel) with this script. The script assumes a local JTAG connection is made with the spec7.
    vivado -mode tcl -source ./Flash_QSPI_JTAG.tcl vivado -mode tcl -source ./Flash_QSPI_JTAG.tcl
    To use a remote hardware server with ipv4 addres <SERVER_IP> use:
    program_flash -f ./output/BOOT.bin -fsbl ./output/zynq_fsbl.elf -flash_type qspi-x8-dual_parallel -blank_check -url tcp:<SERVER_IP>:3121
    5. After flashing the QSPI memory, the design will be automaticly loaded after a POR event. Either by pressing the 'S5' Button or triggering an SMBus reset event on the PCIe connector.
    Markdown is supported
    0% or
    You are about to add 0 people to the discussion. Proceed with caution.
    Finish editing this message first!
    Please register or to comment