Skip to content

S
SPEC7
Commit beda5e56 authored by Peter Jansweijer's avatar Peter Jansweijer
Browse files
Options

set precompiled to sit5359 wrpc-sw sources

parent dddde0f5
Pipeline #3280 failed with stage
    in 2 minutes and 8 seconds
    Expand all Hide whitespace changes
    Inline Side-by-side
    Showing with 65554 additions and 2 deletions
    hdl/syn/spec7_ref_design/proj_properties.tcl
    View file @ beda5e56
    ......@@ -38,8 +38,8 @@ set pps_in "single"
    set proj_name spec7_wr_ref_top
    set proj_dir work
    set script_dir [pwd]/../../../sw/scripts
    set lm32_wrpc_initf [pwd]/../../../sw/precompiled/wrps-sw-v5_spec7/wrc.bram
    set lm32_wrpc_elf [pwd]/../../../sw/precompiled/wrps-sw-v5_spec7/wrc.elf
    set lm32_wrpc_initf [pwd]/../../../sw/precompiled/wrps-sw-v5_sit5359/wrc.bram
    set lm32_wrpc_elf [pwd]/../../../sw/precompiled/wrps-sw-v5_sit5359/wrc.elf
    set lm32_wrpc_instpath "lm32_wrpc_memory"
    # update revision except when argument "no_update_revison" is passed (as for example by viv_do_programm.tcl)
    ......
    sw/precompiled/wrps-sw-v5_sit5359/GitLog.txt 0 → 100644
    View file @ beda5e56
    wrpc-sw.git:
    a36774bc (HEAD -> peter_sit5359, origin/peter_sit5359) variable DAC_BITS for main PLL
    1357d0bb initial sit5359 device addition
    09798d30 (origin/spec7_master, origin/peter_210324_spec7_wrpc-v5, spec7_master) add safe tx phase offset for SPEC7
    ppsi.git:
    58d7be56 (HEAD) implement pre- and post-pll_lock spec7 function call
    4ea2853b incremented mode master lock timeout
    dc1c7d26 (origin/tom-wrpc-v5.0) arch-wrpc: use new endpoint API
    sw/precompiled/wrps-sw-v5_sit5359/wrc.bram 0 → 100644
    View file @ beda5e56
    This diff is collapsed.
    sw/precompiled/wrps-sw-v5_sit5359/wrc.mif 0 → 100644
    View file @ beda5e56
    This diff is collapsed.
    Markdown is supported
    0% or
    You are about to add 0 people to the discussion. Proceed with caution.
    Finish editing this message first!
    Please register or to comment