Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
SPEC7
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
5
Issues
5
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
SPEC7
Commits
b8c9f759
Commit
b8c9f759
authored
Jul 07, 2021
by
Peter Jansweijer
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
add export hardware xsa file generation to scripts
parent
cba3ebb3
Pipeline
#1914
failed with stage
in 2 minutes and 18 seconds
Changes
2
Pipelines
1
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
12 additions
and
1 deletion
+12
-1
.gitlab-ci.yml
.gitlab-ci.yml
+1
-0
viv_do_all.tcl
sw/scripts/viv_do_all.tcl
+11
-1
No files found.
.gitlab-ci.yml
View file @
b8c9f759
...
...
@@ -31,4 +31,5 @@ SPEC7_REF_DESIGN build:
-
hdl/syn/spec7_ref_design/work/*.bit
-
hdl/syn/spec7_ref_design/work/*.mmi
-
hdl/syn/spec7_ref_design/work/*.log
-
hdl/syn/spec7_ref_design/work/*.xsa
sw/scripts/viv_do_all.tcl
View file @
b8c9f759
...
...
@@ -91,6 +91,7 @@ set file_data [read $fp]
close
$fp
set content
[
split
$file
_data
"
\n
"
]
set use_bd false
set use_bmm false
foreach line
$content
{
...
...
@@ -125,6 +126,7 @@ foreach line $content {
read_xdc -verbose
$line
}
else
if
{[
string
range
$line
$line
_length-3
$line
_length
]
==
".bd"
}
{
# puts
"xilinx bd"
set use_bd true
read_bd
$line
make_wrapper -files
[
get_files
$line
]
-top -import
}
else
if
{[
string
range
$line
$line
_length-4
$line
_length
]
==
".bmm"
}
{
...
...
@@ -164,9 +166,13 @@ if {$use_bmm} {
source
$script
_dir/viv_generate_bd_bmm.tcl
source
$script
_dir/viv_generate_bd_mmi.tcl
}
if
{
$use
_bd
}
{
write_hw_platform -fixed -force -file
${proj_name}
.xsa
}
close_design
# Generate a new name for .bit
and .mmi
file and copy to project directory.
# Generate a new name for .bit
, .mmi and xsa
file and copy to project directory.
# Also create a copy of these files in the work directory that can be picked up by .gitlab-ci.yml
# Create a senible name including date and time
set bitfile_name
${spec7_design}
_
[
string
range
$device
3 6
]
_
[
clock
format
[
clock
seconds
]
-format %y%m%d_%H%M
]
...
...
@@ -178,6 +184,10 @@ if [file exists ./${proj_name}.mmi] {
exec updatemem -meminfo ./$
{
proj_name
}
.mmi -data
${lm32_wrpc_elf}
-bit ./work/$
{
proj_name
}
.runs/impl_1/$
{
proj_name
}
.bit -proc
${lm32_wrpc_instpath}
-out ../$
{
bitfile_name
}
_elf.bit -force
file copy ../$
{
bitfile_name
}
_elf.bit ./work/$
{
bitfile_name
}
_elf.bit
}
if
[
file
exists ./$
{
proj_name
}
.xsa
]
{
file copy ./$
{
proj_name
}
.xsa ../$
{
bitfile_name
}
.xsa
file copy ./$
{
proj_name
}
.xsa ./work/$
{
bitfile_name
}
.xsa
}
set syn_dir
[
pwd
]
# Get SHA codes for spec7, wr-cores and general-cores repositories
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment