

Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes
SPEC7 v2 crystek Powered		
Project	: WRITE	
Sheetname	: Top	
Designed by		11300.01.05.2
G. Visser & P. Bos & P. Jansweijer		
Drawn by		
G. Visser & P. Bos & P. Jansweijer		
Size		420 x 297mm
Sheet		1 of 35
Date		A3
Science Park 105, 1098XG, Amsterdam		
+31-(0)20-5922000		
www.nikhef.nl		
Date		2020-01-31

E

D

C

B

A


E

D


C

B

A



Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes
SPEC7 v2 crystek Powered		
Project : WRITE		
Sheetname : ZYNQ		
		11300.01.05.2
		Designed by
		G. Visser & P. Bos & P. Jansweijer
		Drawn by
		G. Visser & P. Bos & P. Jansweijer
Size		420 x 297mm
Sheet	2 of 35	A3
Date		2020-01-31
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		

E

D

C

B

A


E

D

C

B

A



Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed
under the CERN OHL v.1.2. You may redistribute and modify
this documentation under the terms of the CERN OHL v.1.2.
(<http://ohwr.org/cernohl>). This documentation is distributed
WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING
OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS
FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes
SPEC7 v2 crystek Powered		
Project : WRITE		
Sheetname : ZYNQ_BANK_0		
		11300.01.05.2
		Designed by G. Visser & P. Bos & P. Jansweijer
		Drawn by G. Visser & P. Bos & P. Jansweijer
		Size 420 x 297mm
		Sheet 4 of 35 A3
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2020-01-31

6

5

4

3

2

1



E

D



C

B



A



UG933 Table 3-1:
Required PCB Capacitor
Quantities per Device



VCCA: 0V9-5V5
VCCB: 2V7-5V5
EN pulled-up to VCCB



UG933 Table 3-1:
Required PCB Capacitor
Quantities per Device

Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes
SPEC7 v2 crystek Powered		
Project	: WRITE	
Sheetname	: ZYNG_PL_HR_BANK_12_13	
		11300.01.05.2
		Designed by G. Visser & P. Bos & P. Jansweijer
		Drawn by G. Visser & P. Bos & P. Jansweijer
		Size 420 x 297mm
		Sheet 5 of 35 A3
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2020-01-31

E

D

C

B

A

E

D

C

B

A


E

D

C



B

A




UG933 Table 3-1:
Required PCB Capacitor
Quantities per Device


Pinout xdc can be found at:
P:\RnD_Projecten\Timing\
PrecisionTimeForIndustry\
SPEC7\mentor_wd\SPEC7\
mig_7series_0.xdc




UG933 Table 3-1:
Required PCB Capacitor
Quantities per Device



Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes
SPEC7 v2 crystek Powered		
Project	: WRITE	
Sheetname	: ZYNQ_PL_BANK_33_34_DDR	
		11300.01.05.2
		Designed by G. Visser & P. Bos & P. Jansweijer
		Drawn by G. Visser & P. Bos & P. Jansweijer
		Size 420 x 297mm
		Sheet 6 of 35 A3
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2020-01-31



UG933 Table 3-1:
Required PCB Capacitor
Quantities per Device

35
(HP, 1V8)

Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes
SPEC7 v2 crystek Powered		
Project : WRITE		
Sheetname : ZYNO_PL_BANK_35		
		11300.01.05.2
		Designed by
		G. Visser & P. Bos & P. Jansweijer
		Drawn by
		G. Visser & P. Bos & P. Jansweijer
Size		420 x 297mm
Sheet		7 of 35
Date		2020-01-31
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		

E

D

C

B

A




E

D


C

B

A



Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes
SPEC7 v2 crstyk Powered		
Project	WRITE	
Sheetname	ZYNO_PL_BANK_111_112_GTX	
		11300.01.05.2
		Designed by G. Visser & P. Bos & P. Jansweijer
		Drawn by G. Visser & P. Bos & P. Jansweijer
		Size 420 x 297mm
		Sheet 8 of 35
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2020-01-31


E

D

C

B

A



Notes on PS_SRTS_B

UG585 Par. 6.1
The non-POR type resets also cause the BootROM to execute, but without the hardware sampling the strap pins. Non-POR resets include the PS_SRST_B pin and several internal reset sources.

UG585 Par. 6.2.4. "External Reset Signal Pins"
Used to force a system reset. It can be tied or pulled High, and can be High during the PS power supply ramp-up. The PS_SRST_B signal must not be asserted while the BootROM is executing from a POR reset

Notes on SD Card

PCB Design Guide
UG933, Par. SDIO

UG585, SD Card Boot
Table 6-15 MIO[40:45]

UG585 Chapter 6.3.7:
'In SD card boot mode, the BootROM does not perform a header search and does not support multiboot.'

UG585 Par. 13.3.7 (figure 13-8)
card detect (CD) and write protect (WP)

Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes
SPEC7 v2 crystek Powered		
Project : WRITE		
Sheetname : ZYNO_PS_BANK_501_MIO		
		11300.01.05.2
		Designed by G. Visser & P. Bos & P. Jansweijer
		Drawn by G. Visser & P. Bos & P. Jansweijer
		Size 420 x 297mm
		Sheet 10 of 35 A3
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2020-01-31

E

D

C

B

A

E

D

C

B

A

E

D



C

B

A

See UG933 Chapter 5:
'PS_DDR_VRN, PS_DDR_VRP
PS DDR Termination Voltage"

See UG933 Chapter 5:
'PS_DDR_VREF0, PS_DDR_VREF1
PS DDR Reference Voltage"



Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes
SPEC7 v2 crystek Powered		
Project : WRITE		
Sheetname : ZYNQ_PS_BANK_502_DDR		
		11300.01.05.2
		Designed by G. Visser & P. Bos & P. Jansweijer
		Drawn by G. Visser & P. Bos & P. Jansweijer
		Size 420 x 297mm
Sheet 11 of 35		A3
Date		2020-01-31
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		


E

D


C

B


A




DDR PCB layout
See also UG933 Chapter 5.




Separate DDR_VTT for PS
Note: Sense input VTIS needs to be connected to remote DDR termination bypass capacitors (see datasheet NCP51400).
Sensing a combined PS/PL DDR_VTT can be problematic.




Nicely distribute decoupling capacitors over the power pins



Nicely distribute decoupling capacitors over the power pins



Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes
SPEC7 v2 crstyk Powered		
Project	: WRITE	
Sheetname	: PS_DDR	
<div></div>		11300.01.05.2
		Designed by G. Visser & P. Bos & P. Jansweijer
		Drawn by G. Visser & P. Bos & P. Jansweijer
		Sheet 420 x 297mm
		Size 12 of 35
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2020-01-31

Nikhef
Amsterdam

A


E

D


C

B




A




DDR PCB layout
See also UG933 Chapter 5.



Separate DDR_VTT for PL
Note: Sense input VTTS needs to be connected to remote DDR termination bypass capacitors (see datasheet NCP51400). Sensing a combined PS/PL DDR_VTT can be problematic.



Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes	
SPEC7 v2 crystek Powered			
Project	: WRITE		
Sheetname	: PL_DDR		
<div></div>		11300.01.05.2	
		Designed by G. Visser & P. Bos & P. Jansweijer	
		Drawn by G. Visser & P. Bos & P. Jansweijer	
		Size 420 x 297mm	
		Sheet 13 of 35	A3
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2020-01-31	

Nikhef
Amsterdam

E

D

C

B

A

Notes


PCI_REFCLK PCIe 100MHz or 250 Mhz
PERpX/PERnX PCIe RX Datalane (Card 2 Motherboard, see 5.1 notes of reference [1])
PETpX/PETnX PCIe TX Datalane (Motherboard 2 Card, see 5.1 notes of reference [1])
12V_PCI: 25W Slot (2.1A max, [1] Table 4-1)
3V3_PCI: 25W Slot (3A max, [1] Table 4-1)

Precense detect, see [1] chapter 3.2
'PRSNT1# signal to the farthest-apart PRSNT2# signal with a single trace'.
=> i.e. PCIe x4
PCIe x2 is possible see [1] chapter 6.3 "All PCI Express add-in cards must be able to negotiate and operate in all smaller Link widths from the full Link width down to x1. The x2 and x12 Link widths are optional."


AC Coupling Capacitors (See 4.6.1 of reference [1])
Differential Data Trace Impedance 68-105 ohm (See 4.6.8. of reference [1])
Differential Data Trace Propagation Delay must not exceed 750 ps (See 4.6.9. of reference [1])
PCI connector mechanical dimensions see figure 5.3 of reference [1]
i.e. PCB thickness @ connector 1.57 [0.062]
PCI connector 30 u-inches Gold plating over 50 u-inches of nickel
(see 5.4.1 Environmental Requirements of reference [1])

[1] PCI Express Card Electromechanical Specification Revision 2.0

B Side edge connector








A Side edge connector




PERST# 100 K Pull Down, see also:
<https://ohwr.org/project/spec/issues/17>


Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes
SPEC7 v2 crystek Powered		
Project : WRITE		
Sheetname : PL_PCIe_2x_Edge_Con		
		11300.01.05.2
		Designed by G. Visser & P. Bos & P. Jansweijer
		Drawn by G. Visser & P. Bos & P. Jansweijer
		Size 420 x 297mm
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Sheet 14 of 35 Date 2020-01-31



Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes
SPEC7 v2 crystek Powered		
Project : WRITE		
Sheetname : PS_Phy_CopperEthernet		
		11300.01.05.2
		Designed by G. Visser & P. Bos & P. Janswijer
		Drawn by G. Visser & P. Bos & P. Janswijer
		Size 420 x 297mm
		Sheet 15 of 35
		A
Science Park 105, 109XKG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2020-01-31



Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable conditions.


rev.	by	notes
SPEC7 v2 crystek Powered		
Project : WRITE		
Sheetname : PS_Phys_CopperEthernet_Jack_8p8c		
		11300.01.05.2
		Designed by
		G. Visser & P. Bos & P. Jansweijer
		Drawn by
		G. Visser & P. Bos & P. Jansweijer
		Size 420 x 297mm
		Sheet 16 of 35
		A3
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2020-01-31

LPC FMC



Note that only LPC FMC signals are implemented!
In addition, partial HPC multi-gigabit transceiver data pairs and all HPC grounds implemented

Vadj fixed 2V5


The HR bank of the ZYNQ only allows LVDS_25 at VCCO 2V (UG471 table 1-43).




Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable conditions.




Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v1.2. (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes
SPEC7 v2 crystek Powered		
Project : WRITE		
Sheetname : PL_WR_Oscillators		
		11300.01.05.2
		Designed by
		G. Visser & P. Bos & P. Jansweijer
		Drawn by
		G. Visser & P. Bos & P. Jansweijer
Size		420 x 297mm
Sheet	18 of 35	A3
Date		2020-01-31
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		




**Note: Layout
Please drop by for
more details**



Note:
 Abracon ABLANO-V124.992MHZ = LVCMOS (0 - 3V)
 Crystek CVPD-922-124.992 = LVPECL (1V4 - 2V5)
 Place "A" components in case of Abracon
 Place "C" components in case of Crystek
 Signals connect to Bank 35 (1V8) and will
 have 0V9 DC offset and proper AC swing.
 In ABLNO case, CLK_DMID_N is not used.

Copyright Nikkei 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes	
SPEC7 v2 crstyk Powered			
Project	:	WRITE	
Sheetname	:	PL_WR_VCXOs	
		11300.01.05.2	
		Designed by	
		G. Visser & P. Bos & P. Jansweijer	
		Drawn by	
		G. Visser & P. Bos & P. Jansweijer	
		Size 420 x 297mm	
Sheet 19 of 35		A3	
Science Park 105, +31-(0)20-5922000 www.nikhef.nl		Date 2020-01-31	


Note:
Abracon ABLANO-V125.000MHZ = LVCMOS (0 - 3V)
Crystek CVPD-922-125.000 = LVPECL (1V4 - 2V5)
Place "A" components in case of Abracon
Place "C" components in case of Crystek
Place termination and coupling capacitors
close to the AD9516 CLK input.

Keep trace short!


Impedance
100 Ohm Diff

Loop Filter
(according to Linear Technology ClockWizard)
Fvco=124.99-125.01 MHz, Kvco= 2.0-4.0 KHz/V
R Div = 2, N Div = 25, M0,1,2 Div = 1
Kvco = 2.83 KHz/V, Icp = 4.0 mA
Rz = 34016, Ci = 6.68 nF, Cp = 0.55 nF
Loop Bandwidth => 2.45 KHz


Either use the LTC6950 as clock
distributor (WR Slave) or use as
10MHz -> 125MHz PLL
(WR Free-running/Grand Master).




Bulles-Eye land pattern must be FILLED VIA-IN-PAD
plated with 30 u-inches Gold plating over 50 u-inches of nickel,
same as defined for the PCIe connector (see 5.4.1 Environmental
Requirements (PCI Express Card Electromechanical Specification Revision 2.0)



Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.


rev.	by	notes
SPEC7 v2 crystek Powered		
Project : WRITE		
Sheetname : PL_Bulleye		
 Amsterdam		11300.01.05.2
		Designed by G. Visser & P. Bos & P. Jansweijer
		Drawn by G. Visser & P. Bos & P. Jansweijer
		Size 420 x 297mm
Sheet 21 of 35		A3
Date 2020-01-31		
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		

USB 2.0 A-Device (i.e. host)




Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes	
SPEC7 v2 crstek Powered			
Project	: WHITE		
Sheetname	: PS_USB_OTG		
			11300.01.05.2
			Designed by
			G. Visser & P. Bos & P. Jansweijer
			Drawn by
			G. Visser & P. Bos & P. Jansweijer
			Size
Sheet	22 of 35	A3	
Science Park 105, 1098XG, Amsterdam			
Date 2020.01.31			





Molex 502774-0891 datasheet:
pin 9 "Detect Nail (ground side)"
pin 10 "Switch Nail"

UG585 Chapter 6.3.7:
"In SD card boot mode, the BootROM does not perform
a header search and does not support multiboot."




The Board Version can be hardcoded
with this register array and readback
via the FPGA.
Current version = 1





Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed
under the CERN OHL v. 1.2. You may redistribute and modify
this documentation under the terms of the CERN OHL v.1.2.
(<http://ohwr.org/cernohl>). This documentation is distributed
WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING
OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS
FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes
SPEC7 v2 crystek Powered		
Project : WRITE		
Sheetname : PL_User_IO		
		11300.01.05.2
		Designed by
		G. Visser & P. Bos & P. Jansweijer
		Drawn by
		G. Visser & P. Bos & P. Jansweijer
Size		420 x 297mm
Sheet		25 of 35
Date		2020-01-31
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		



Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable conditions.





PS_POR_B See also DS191 PS and PL
Power-On/Off Power Supply Sequencing

UG585 Par. 6.1
Immediately after the PS_POR_B reset pin deasserts,
the hardware samples the boot strap pins and optionally
enables the PS clock PLLs. Then, the PS begins executing
the BootROM code in the on-chip ROM to boot the system.

UG585 Par. 6.2.4. 'External Reset Signal Pins' eFUSE integrity
uPC supervisory circuit ensures that PS_POR_B asrreted low
before VCCINT reaches 0.80V.

Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed
under the CERN OHL v. 1.2. You may redistribute and modify
this documentation under the terms of the CERN OHL v.1.2.
(<http://ohw.org/cernohl>). This documentation is distributed
WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING
OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS
FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes
SPEC7 v2 crystek Powered		
Project : WRITE		
Sheetname : SPEC7_Power_System		
		11300.01.05.2
		Designed by G. Visser & P. Bos & P. Jansweijer
		Drawn by G. Visser & P. Bos & P. Jansweijer
		Size 420 x 297mm
		Sheet 30 of 35 A3
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		Date 2020-01-31




E

D

C


B

A



Power Sequence:

1V0 VCCINT/VCCBRAM (due to 1V35 Pre_Core)
1V8 VCCAUX, 1V0 MGTAVCC, 1V2 MGTAVTT, VCCO (Bank 35)
1V35 VCCO_DDR (Bank 33, 34, 502)
2V5 VCCO (Bank 12, 13, 501)
3V3 VCCO (Bank 0, 500)



Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v. 1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohw.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE. Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes
SPEC7 v2 crystek Powered		
Project	: WRITE	
Sheetname	: SPEC7_SUB_SMP5	
Nikhef Amsterdam		11300.01.05.2 Designed by G. Visser & P. Bos & P. Jansweijer Drawn by G. Visser & P. Bos & P. Jansweijer Size 420 x 297mm Sheet 32 of 35 Date 2020-01-31
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		

E


D

C



B

A



Mechanical Parts





- 1

NC   MP13 3200-0478



Frontpanel for SPEC Card
- 2

NC   MP14 3200-0476LC



Steel Bracket for SPEC Card, Up
- 3

NC   MP15 3200-0477LC



Steel Bracket for SPEC Card, Down
- 1

NC   MP16 BN-330-1123238



M2.5-6 Screw, Slotted Cheese Head, Zinc Coated Steel, Passivated
- 1

NC   MP17 BN-330-1123238



M2.5-6 Screw, Slotted Cheese Head, Zinc Coated Steel, Passivated
- 1

NC   MP18 BN-330-1123238



M2.5-6 Screw, Slotted Cheese Head, Zinc Coated Steel, Passivated
- 1

NC   MP19 BN-330-1123238

M2.5-6 Screw, Slotted Cheese Head, Zinc Coated Steel, Passivated
- 1


NC   MP20 11300.01.01.2



SPEC7 v2 PCB, PCIe, 14Layers
- 1



















NC   MP11 AAVID 342943

FPGA Heatsink


Shielding for PL WR VCXO's



- NC   MP21 UBSU3-700

DC Fan, 30x30x3mm, 5V/0.35A, 9500RPM
- NC   MP22 M1.7x? Pan Head Screw
- NC   MP23 M1.7x? Pan Head Screw
- NC   MP24 M1.7x? Pan Head Screw
- NC   MP25 M1.7 Washer
- NC   MP26 M1.7 Washer
- NC   MP27 M1.7 Washer
- NC   MP28 M1.7 Nut
- NC   MP29 M1.7 Nut
- NC   MP30 M1.7 Nut

Copyright Nikhef 2019.
This documentation describes Open Hardware and is licensed under the CERN OHL v.1.2. You may redistribute and modify this documentation under the terms of the CERN OHL v.1.2. (<http://ohwr.org/cernohl>). This documentation is distributed WITHOUT ANY EXPRESS OR IMPLIED WARRANTY, INCLUDING OF MERCHANTABILITY, SATISFACTORY QUALITY AND FITNESS FOR A PARTICULAR PURPOSE.
Please see the CERN OHL v.1.2 for applicable conditions.

rev.	by	notes
SPEC7 v2 crystek Powered		
Project : WRITE		
Sheetname : SPEC7_Mechanical_Parts		
		11300.01.05.2
		Designed by
		G. Visser & P. Bos & P. Jansweijer
		Drawn by
		G. Visser & P. Bos & P. Jansweijer
Size		420 x 297mm
Sheet	35 of 35	A3
Date		2020-01-31
Science Park 105, 1098XG, Amsterdam +31-(0)20-5922000 www.nikhef.nl		