

Test results VHDL Modules

SPI Controller

- Initial issues with latency between FPGA and EEPROM
 - Latency caused by hardware multiplexers
- Now fully functional**

