Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Simple PCIe FMC carrier SPEC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
50
Issues
50
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Simple PCIe FMC carrier SPEC
Repository
63beeae306fef67f6d12c8447b3d124311369439
Switch branch/tag
spec
software
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
sw:drv: add module parameter to ignore the FPGA configuration version
· 63beeae3
Federico Vaga
authored
Nov 12, 2020
Signed-off-by:
Federico Vaga
<
federico.vaga@cern.ch
>
63beeae3
Name
Last commit
Last update
..
PySPEC
Loading commit data...
include/uapi/linux
Loading commit data...
kernel
Loading commit data...
tools
Loading commit data...
Makefile
Loading commit data...