Skip to content

  • Projects
  • Groups
  • Snippets
  • Help
    • Loading...
  • Sign in
S
Simple PCIe FMC carrier SPEC
  • Project
    • Project
    • Details
    • Activity
    • Cycle Analytics
  • Repository
    • Repository
    • Files
    • Commits
    • Branches
    • Tags
    • Contributors
    • Graph
    • Compare
    • Charts
  • Issues 50
    • Issues 50
    • List
    • Board
    • Labels
    • Milestones
  • Merge Requests 0
    • Merge Requests 0
  • Wiki
    • Wiki
  • image/svg+xml
    Discourse
    • Discourse
  • Members
    • Members
  • Collapse sidebar
  • Activity
  • Graph
  • Charts
  • Create a new issue
  • Commits
  • Issue Boards
  • Projects
  • Simple PCIe FMC carrier SPEC
  • Issues
  • #19

Closed
Open
Opened Sep 22, 2014 by Erik van der Bij@erikvanderbij
  • Report abuse
  • New issue
Report abuse New issue

PTS: timing violation in DAC signal.

A timing problem has been discovered in the PTS of the SVEC.
Likely this problem exists also in the PTS of the SPEC.
"The PTS test used for the SVEC/SPEC board changes DAC DIN signal at exactly the falling SCLK edge. Therefore, it violates the timing conditions indicated in the datasheet (setup time=5ns and hold time=4.5ns)"

Problem not urgent as the PTS basically only has to check if every solder connection is correctly done, even with the problem present, it will detect if the DAC would not be correctly connected.

See SPEC Feature #992 for details.

Assignee
Assign to
None
Milestone
None
Assign milestone
Time tracking
None
Due date
No due date
1
Labels
feature
Assign labels
  • View project labels
Reference: project/spec#19