- 08 Jul, 2020 2 commits
-
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
- 06 Jul, 2020 5 commits
-
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
The HDL asserts the IRQ line before the end of a write to DDR transfer. We can't fix the problem on HDL due to lack of resources, so we add a 5us (empirical tests) delay in software. Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
- 02 Jul, 2020 8 commits
-
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
No limites for read, but the implementation is not symmetric. For DMA_MEM_TO_DEV the transfer size limitation is 4096. Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Problem: sometimes a 4Byte transfers corrupt the gennum chip Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Problem: after Xbytes the DMA read returns only zeros. This happens at a power-of-two offset, typically below 1024 Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
- 01 Jul, 2020 2 commits
-
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
- 30 Jun, 2020 19 commits
-
-
Federico Vaga authored
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Sorry for the bad commit :D Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
- 29 Jun, 2020 1 commit
-
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
- 26 Jun, 2020 3 commits
-
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
We can see if the controller returns random garbage Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-
Federico Vaga authored
Signed-off-by:
Federico Vaga <federico.vaga@cern.ch>
-