Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Simple PCIe FMC carrier SPEC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
50
Issues
50
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Simple PCIe FMC carrier SPEC
Commits
b3ac19ae
Commit
b3ac19ae
authored
Jul 16, 2019
by
Dimitris Lampridis
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
add dependencies as git submodules
parent
79c7901f
Hide whitespace changes
Inline
Side-by-side
Showing
7 changed files
with
36 additions
and
14 deletions
+36
-14
.gitmodules
.gitmodules
+12
-0
ddr3-sp6-core
hdl/ip_cores/ddr3-sp6-core
+1
-0
general-cores
hdl/ip_cores/general-cores
+1
-0
gn4124-core
hdl/ip_cores/gn4124-core
+1
-0
wr-cores
hdl/ip_cores/wr-cores
+1
-0
Manifest.py
hdl/syn/golden/Manifest.py
+9
-6
Manifest.py
hdl/syn/golden_wr/Manifest.py
+11
-8
No files found.
.gitmodules
0 → 100644
View file @
b3ac19ae
[submodule "hdl/ip_cores/wr-cores"]
path = hdl/ip_cores/wr-cores
url = https://ohwr.org/project/wr-cores.git
[submodule "hdl/ip_cores/general-cores"]
path = hdl/ip_cores/general-cores
url = https://ohwr.org/project/general-cores.git
[submodule "hdl/ip_cores/gn4124-core"]
path = hdl/ip_cores/gn4124-core
url = https://ohwr.org/project/gn4124-core.git
[submodule "hdl/ip_cores/ddr3-sp6-core"]
path = hdl/ip_cores/ddr3-sp6-core
url = https://ohwr.org/project/ddr3-sp6-core.git
ddr3-sp6-core
@
bb5b8f75
Subproject commit bb5b8f75e6f85335b43fef320375404686a74008
general-cores
@
ac43a1db
Subproject commit ac43a1dbde29bcbd9126d877477e77b620176bac
gn4124-core
@
72adf76d
Subproject commit 72adf76dab9a6fc33fbff7c86d786c31e175a46a
wr-cores
@
9b78baa4
Subproject commit 9b78baa4feeae0461fc9846f9af683ba34f8dcc5
hdl/syn/golden/Manifest.py
View file @
b3ac19ae
...
...
@@ -10,10 +10,13 @@ syn_project = "spec_golden.xise"
syn_tool
=
"ise"
syn_top
=
"spec_golden"
modules
=
{
"local"
:
"../../top/golden"
,
"git"
:
[
"https://ohwr.org/project/wr-cores.git::proposed_master"
,
"https://ohwr.org/project/general-cores.git::proposed_master"
,
"https://ohwr.org/project/gn4124-core.git::proposed_master"
]
modules
=
{
"local"
:
[
"../../top/golden"
,
],
"git"
:
[
"https://ohwr.org/project/wr-cores.git"
,
"https://ohwr.org/project/general-cores.git"
,
"https://ohwr.org/project/gn4124-core.git"
,
],
}
hdl/syn/golden_wr/Manifest.py
View file @
b3ac19ae
...
...
@@ -4,7 +4,7 @@ action = "synthesis"
# Allow the user to override fetchto using:
# hdlmake -p "fetchto='xxx'"
if
locals
()
.
get
(
'fetchto'
,
None
)
is
None
:
fetchto
=
"../ip_cores"
fetchto
=
"../
../
ip_cores"
syn_device
=
"xc6slx45t"
syn_grade
=
"-3"
...
...
@@ -18,13 +18,16 @@ ctrls = ["bank3_64b_32b" ]
files
=
[
"buildinfo_pkg.vhd"
]
modules
=
{
"local"
:
"../../top/golden_wr"
,
"git"
:
[
"https://ohwr.org/project/wr-cores.git::proposed_master"
,
"https://ohwr.org/project/general-cores.git::proposed_master"
,
"https://ohwr.org/project/etherbone-core.git::proposed_master"
,
"https://ohwr.org/project/gn4124-core.git::proposed_master"
,
"https://ohwr.org/project/ddr3-sp6-core.git::proposed_master"
]
modules
=
{
"local"
:
[
"../../top/golden_wr"
,
],
"git"
:
[
"https://ohwr.org/project/wr-cores.git"
,
"https://ohwr.org/project/general-cores.git"
,
"https://ohwr.org/project/gn4124-core.git"
,
"https://ohwr.org/project/ddr3-sp6-core.git"
,
],
}
# Do not fail during hdlmake fetch
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment