sw:drv: add delay before checking DDR status
It is not understood why this is necessary, but it happens that
without this delay, after programming the FPGA, the DDR status bit is not
set yet. So, here we wait for the FPGA to calibrate the DDR.
Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
Showing