Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Simple PCIe FMC carrier SPEC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
50
Issues
50
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Simple PCIe FMC carrier SPEC
Commits
1f8f3af7
Commit
1f8f3af7
authored
Jul 15, 2019
by
Tristan Gingold
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
spec template: re-indent.
parent
6bf7784d
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
245 additions
and
246 deletions
+245
-246
spec_template_wr.vhd
hdl/rtl/spec_template_wr.vhd
+245
-246
No files found.
hdl/rtl/spec_template_wr.vhd
View file @
1f8f3af7
...
...
@@ -410,8 +410,8 @@ begin -- architecture top
g_L2P_ADDR_FIFO_FULL_SIZE
=>
256
,
g_L2P_ADDR_FIFO_FULL_THRES
=>
175
,
g_L2P_DATA_FIFO_FULL_SIZE
=>
256
,
g_L2P_DATA_FIFO_FULL_THRES
=>
175
)
g_L2P_DATA_FIFO_FULL_THRES
=>
175
)
port
map
(
---------------------------------------------------------
-- Control and status
...
...
@@ -519,7 +519,6 @@ begin -- architecture top
ca_state
:
=
S_APP
;
app_wb_o
<=
gn_wb_out
;
end
if
;
else
end
if
;
when
S_CARRIER
=>
-- Pass from carrier.
...
...
@@ -634,7 +633,7 @@ begin -- architecture top
if
g_WITH_ONEWIRE
and
not
g_WITH_WR
then
metadata_data
(
1
)
<=
'1'
;
end
if
;
if
g_WITH_SPI
then
if
g_WITH_SPI
and
not
g_WITH_WR
then
metadata_data
(
2
)
<=
'1'
;
end
if
;
if
g_WITH_WR
then
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment