Skip to content

S
Simple PCIe FMC carrier SPEC
Commit 16e417ac authored by Federico Vaga's avatar Federico Vaga
Browse files
Options

bld: use dedicated image to build 

Signed-off-by: Federico Vaga's avatarFederico Vaga <federico.vaga@cern.ch>
parent ebdc8a21
Hide whitespace changes
Inline Side-by-side
Showing with 2 additions and 3 deletions
.gitlab-ci.yml
View file @ 16e417ac
......@@ -33,10 +33,9 @@ documentation:
build:
stage: build
image:
name: gitlab-registry.cern.ch/coht/common-containers/build-centos-7:latest
before_script:
- yum install -y python3 python36-PyYAML kernel-devel
- git clone https://gitlab.cern.ch/cohtdrivers/cheby.git ~/git/cheby
- export CHEBY=~/git/cheby/proto/cheby.py
- git clone https://gitlab.cern.ch/fvaga/fpga-manager.git ~/git/fpga-mgr
- export FPGA_MGR=~/git/fpga-mgr
- export CONFIG_FPGA_MGR_BACKPORT=y
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment