Skip to content

S
Simple PCIe FMC carrier SPEC
Commit 13368245 authored by Dimitris Lampridis's avatar Dimitris Lampridis
Browse files
Options

hdl: add default value to app_wb_i port when not connected.

parent 903f594d
Hide whitespace changes
Inline Side-by-side
Showing with 1 addition and 1 deletion
hdl/rtl/spec_base_wr.vhd
View file @ 13368245
...@@ -301,7 +301,7 @@ entity spec_base_wr is ...@@ -301,7 +301,7 @@ entity spec_base_wr is
-- Addresses 0-0x1fff are not available (used by the carrier). -- Addresses 0-0x1fff are not available (used by the carrier).
-- This is a pipelined wishbone with byte granularity. -- This is a pipelined wishbone with byte granularity.
app_wb_o : out t_wishbone_master_out; app_wb_o : out t_wishbone_master_out;
app_wb_i : in t_wishbone_master_in; app_wb_i : in t_wishbone_master_in := c_DUMMY_WB_MASTER_IN;
sim_wb_i : in t_wishbone_slave_in := cc_dummy_slave_in; sim_wb_i : in t_wishbone_slave_in := cc_dummy_slave_in;
sim_wb_o : out t_wishbone_slave_out sim_wb_o : out t_wishbone_slave_out
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment