-
Federico Vaga authored
The HDL asserts the IRQ line before the end of a write to DDR transfer. We can't fix the problem on HDL due to lack of resources, so we add a 5us (empirical tests) delay in software. Signed-off-by: Federico Vaga <federico.vaga@cern.ch>
3fdabb7a