Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
S
Simple PCIe FMC carrier SPEC
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
50
Issues
50
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Simple PCIe FMC carrier SPEC
Repository
37f1748a2daff956e3c785c6cb81db5c6dd10215
Switch branch/tag
spec
hdl
syn
common
spec_template_wr.ucf
Find file
Blame
History
Permalink
[hdl] rework synthesis constraints
· 7ebae5ae
Dimitris Lampridis
authored
Aug 02, 2019
7ebae5ae
spec_template_wr.ucf
4.22 KB
Edit
Web IDE
Replace spec_template_wr.ucf
×
Attach a file by drag & drop or
click to upload
Commit message
Replace spec_template_wr.ucf
Replace file
Cancel
A new branch will be created in your fork and a new merge request will be started.
