CHANGELOG.rst 4.57 KB
Newer Older
1
..
Federico Vaga's avatar
Federico Vaga committed
2
  SPDX-License-Identifier: CC0-1.0
3 4
  SPDX-FileCopyrightText: 2019 CERN

Federico Vaga's avatar
Federico Vaga committed
5 6 7
=========
Changelog
=========
8

Federico Vaga's avatar
Federico Vaga committed
9 10 11 12 13 14
2.1.4 - 2020-11-23
==================
Fixed
-----
- sw: SPEC driver detects the correct FLASH only on drivers reload

Federico Vaga's avatar
Federico Vaga committed
15 16 17 18 19 20 21 22 23 24 25 26
2.1.3 - 2020-11-16
==================
Added
-----
- sw,drv: module parameter to ignore bitstream version check (for development
  or debug)
- sw: the spec-firmware-version tool can dump build-info

Fixed
-----
- hdl: DMA failures fixed with thight timing constraints

Federico Vaga's avatar
Federico Vaga committed
27 28 29 30 31 32
2.1.2 - 2020-11-09
==================
Fixed
-----
- sw: automatize version validation

Federico Vaga's avatar
Federico Vaga committed
33 34 35 36 37 38
2.1.1 - 2020-11-09
==================
Fixed
-----
- hdl: report the correct version in spec-golden design

Federico Vaga's avatar
Federico Vaga committed
39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56
2.1.0 - 2020-11-09
==================
Fixed
-----
- hdl: cross-page DMA failure
- sw: DMA pool memory leak
- sw: fix concurrent DMA tasklet

Changed
-------
- tst: keep the DMA interface open while testing to avoid continuos
  memory re-allocation

Added
-----
- sw: tool to firmware version inspection
- sw: FLASH partitions

57
2.0.2 - 2020-09-29
58 59 60
==================
Fixed
-----
61 62 63 64 65 66 67
- hdl: L2P DMA issues reported with slower hosts

2.0.1 - 2020-08-20
==================
Fixed
-----
- sw: program 2 or more SPEC FPGAs in parallel. There is a bug in the
68 69 70
  GN412x chip that we fixed in software by serializing any attempt of
  parallel programming

71
2.0.0 - 2020-07-30
72
==================
73 74
Added
-----
75 76 77 78
- hdl: new testbench to test the DMA feature (read/write to DDR memory) in the new golden.
- sw: basic Python module to handle DMA and FPGA programming
- sw: user-space DMA interface in debugfs (read/write)
- tst: add integration tests for DMA transfers
79 80 81

Changed
-------
82 83
- hdl: Switch to 125MHz (from 62.5MHz before) clock for DMA transfers.
- hdl: Cleanup of top-levels, addition of DMA to the golden.
84 85 86

Fixed
-----
87 88
- hdl: DMA misalignment issue due to loss of 32-bit words, caused in turn by inadequate flow control.
- hdl: typo in synthesis constraints.
89

90
1.4.15 - 2020-06-03
91 92
===================
Added
93 94
-----
- hdl: ignore autogenerated files to build metadata (otherwise the repository
95 96
  is always marked as dirty)

97
1.4.14 - 2020-05-28
98 99 100
===================
Added
-----
101
- hdl: export DDMTD clock output
102

103
1.4.13 - 2020-05-12
104 105 106
===================
Fixed
-----
107
- hdl: report correct version in spec-base metadata
108 109


110
1.4.12 - 2020-05-12
111 112 113
===================
Added
-----
114
- hdl: metadata source-id automatic assignment
115 116

Changed
117 118
-------
- sw: do not double remap memory
119

120
1.4.11 - 2020-05-04
121 122 123
===================
Added
-----
124
- sw: added DMA engine channel for application to the list of resources
125 126

Changed
127 128
-------
- sw: little code improvements
129

130
1.4.10 - 2020-04-24
131 132 133
===================
Changed
-------
134 135
- bld: assign dependencies path based on REPO_PARENT
- bld: check for missing dependencies
136 137 138

Fixed
-----
139
- sw: fix kernel crash when programming new bitstream
140

141
1.4.9 - 2020-03-10
142 143 144
==================
Added
-----
145
- sw: support for kernel version more recent than 3.10 (RedHat)
146 147 148

Fixed
-----
149
- sw: reduce allocation on stack
150

151
1.4.8 - 2020-02-12
152 153 154
==================
Fixed
-----
155
- sw: fix kernel crash when programming new bitstream
156

157
1.4.7 - 2020-01-15
158 159 160
==================
Fixed
-------
161 162
- doc: sysfs paths were wrong
- doc: incomplete driver loading list of commands
163

164
1.4.6 - 2020-01-13
165 166 167
==================
Changed
-------
168 169
- doc: improve documentation
- sw: better error reporting on I2C errors
170

171
1.4.5 - 2019-12-17
172 173 174 175 176
==================
Something happened while synchronizing different branches and version 1.4.4
could be inconsistent on different repositories. This release increment realign
all repositories

177
1.4.4 - 2019-12-17
178 179
==================
Changed
180 181 182
-------
- sw: better integration in coht, rename environment variable to FPGA_MGR

183 184
Fixed
-----
185 186
- sw: suggested fixed reported by checkpatch and coccicheck
- hdl: restore lost references to git submodules
187

188 189
1.4.3 - 2019-10-17
==================
190 191
Fixed
-----
192
- sw: fix SPEC GPIO get_direction
193

194 195
1.4.2 - 2019-10-15
==================
196 197
Fixed
-----
198
- sw: fix SPEC driver dependency with I2C OCores
199

200 201
1.4.1 - 2019-09-23
==================
Federico Vaga's avatar
Federico Vaga committed
202 203
Changed
-------
204 205
- sw: do not used devm_* operations (it seems to solve problems)

Federico Vaga's avatar
Federico Vaga committed
206 207
Removed
-------
208 209
- sw: Removed IRQ line assignment to FCL (not used)

Federico Vaga's avatar
Federico Vaga committed
210 211
Fixed
-----
212 213 214
- sw: kcalloc usage
- sw:  memcpy(), memset() usage
- sw: checkpatch style fixes
Federico Vaga's avatar
Federico Vaga committed
215

216 217
1.4.0 2019-09-11
================
Federico Vaga's avatar
Federico Vaga committed
218 219
Added
-----
220 221 222 223 224 225
- hdl: spec-base IP-core to support SPEC based designs
- sw: Driver for GN4124 FCL using Linux FPGA manager
- sw: Driver for GN4124 GPIO using Linux GPIOlib
- sw: Driver for gn412x-core DMA using Linux DMA engine
- sw: Support for spec-base IP-core
- sw: Support for FMC
226

227 228
0.0.0
=====
Federico Vaga's avatar
Federico Vaga committed
229
Start the development of a new SPEC driver and SPEC HDL support layer