Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
P
PXIe controller COM Express based
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
Projects
PXIe controller COM Express based
Issues
Open
0
Closed
81
All
81
New issue
Recent searches
Press Enter or click to search
{{hint}}
{{tag}}
{{name}}
@{{username}}
No Assignee
{{name}}
@{{username}}
No Milestone
Upcoming
Started
{{title}}
No Label
{{title}}
{{name}}
Yes
No
Created date
Priority
Created date
Last updated
Milestone
Due date
Popularity
Label priority
[L1] IC21 layout could be optimised
#41
· opened
Sep 22, 2020
by
Grzegorz Daniluk
CLOSED
7
updated
Oct 09, 2020
PXI_TRIG7 is connected to multiple FPGA pins, was this intentional?
#40
· opened
Sep 22, 2020
by
Grzegorz Daniluk
CLOSED
1
updated
Oct 07, 2020
[L1] X:88mm Y:12mm use wider thermal reliefs to pass required current on P1V rail
#39
· opened
Sep 22, 2020
by
Grzegorz Daniluk
CLOSED
1
updated
Oct 06, 2020
[L1] X:127mm Y:12mm use wider thermal reliefs to pass required current on P1V8 rail
#38
· opened
Sep 22, 2020
by
Grzegorz Daniluk
CLOSED
1
updated
Oct 06, 2020
Add copper balancing pattern in front and bottom layers
#37
· opened
Sep 22, 2020
by
Grzegorz Daniluk
CLOSED
1
updated
Oct 06, 2020
Thermal reliefs not needed for press-fit connectors
#36
· opened
Sep 22, 2020
by
Grzegorz Daniluk
CLOSED
1
updated
Sep 29, 2022
BOM reduction
#35
· opened
Apr 17, 2020
by
Dimitris Lampridis
Minor
CLOSED
1
updated
Apr 30, 2020
Power Management (Sheet 17): IC20 is missing a small decoupling cap (10nF)
#34
· opened
Apr 17, 2020
by
Dimitris Lampridis
Minor
CLOSED
1
updated
Apr 29, 2020
Power Management (Sheet 17): module ID might be wrong
#33
· opened
Apr 17, 2020
by
Dimitris Lampridis
Fatal
CLOSED
1
1
updated
Apr 29, 2020
FPGA Power (Sheet 15): GNDADC_0 connection to GND
#32
· opened
Apr 17, 2020
by
Dimitris Lampridis
Minor
CLOSED
1
updated
Apr 29, 2020
FPGA Config (Sheet 14): only TMS needs 10k pullup
#31
· opened
Apr 17, 2020
by
Dimitris Lampridis
Minor
CLOSED
1
updated
Apr 29, 2020
mSATA (Sheet 12): ESD protection on SATA lines?
#30
· opened
Apr 17, 2020
by
Dimitris Lampridis
Question
CLOSED
1
updated
Apr 29, 2020
mSATA (Sheet 12): missing bypass cap
#29
· opened
Apr 17, 2020
by
Dimitris Lampridis
Minor
CLOSED
1
updated
Apr 29, 2020
mSATA (Sheet 12): put repeater IC on sata lines
#28
· opened
Apr 17, 2020
by
Dimitris Lampridis
Minor
CLOSED
1
updated
Apr 29, 2020
CompactPCI Express (Sheet 11): improve sheet naming
#27
· opened
Apr 17, 2020
by
Dimitris Lampridis
Cosmetics
CLOSED
1
updated
Apr 30, 2020
PXI (Sheet 10): Improve net connections
#26
· opened
Apr 17, 2020
by
Dimitris Lampridis
Cosmetics
CLOSED
1
updated
Apr 29, 2020
PXI (Sheet 10): Improve sheet name
#25
· opened
Apr 17, 2020
by
Dimitris Lampridis
Cosmetics
CLOSED
1
updated
Apr 30, 2020
PXI (Sheet 10): AC termination and pull-up on PXI_TRIG
#24
· opened
Apr 17, 2020
by
Dimitris Lampridis
Important
CLOSED
1
updated
Apr 29, 2020
PCI Express Clock (Sheet 9): fix typos
#23
· opened
Apr 17, 2020
by
Dimitris Lampridis
Cosmetics
CLOSED
1
updated
Apr 29, 2020
PCI Express Clock (Sheet 9): R32-R35, more separation between designator and resistor value
#22
· opened
Apr 17, 2020
by
Dimitris Lampridis
Cosmetics
CLOSED
1
updated
Apr 29, 2020
« First
Prev
1
2
3
4
5
Next
Last »