Skip to content

P
Production Test Suite - base
Commit f37c936c authored by Matthieu Cattin's avatar Matthieu Cattin
Browse files
Options

common:si57x: Fix register field mask issue.

parent ac496499
Show whitespace changes
Inline Side-by-side
Showing with 1 addition and 1 deletion
common/si57x.py
View file @ f37c936c
......@@ -111,7 +111,7 @@ class CSi57x:
reg = self.rd_reg(self.R_HS)
self.wr_reg(self.R_HS, ((div>>2) | (reg & self.HS_DIV_MASK)))
reg = self.rd_reg(self.R_RFREQ4)
self.wr_reg(self.R_RFREQ4, (((div & self.N1_L_MASK)<<6) | (reg & self.RFREQ4_MASK)))
self.wr_reg(self.R_RFREQ4, (((div<<6) & self.N1_L_MASK) | (reg & self.RFREQ4_MASK)))
def freeze_m(self):
reg = self.rd_reg(self.R_RFMC) | self.RFMC_FREEZE_M
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment