Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
P
Production Test Suite - base
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
1
Merge Requests
1
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Production Test Suite - base
Commits
14302268
Commit
14302268
authored
May 10, 2012
by
Matthieu Cattin
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
csr: Fix bug, register map index was wrong in several places.
parent
fbe479dc
Show whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
5 additions
and
5 deletions
+5
-5
csr.py
common/csr.py
+5
-5
No files found.
common/csr.py
View file @
14302268
...
...
@@ -66,7 +66,7 @@ class CCSR:
# Get register's field value
def
get_field
(
self
,
reg
,
field
):
if
(
reg
in
self
.
reg_map
):
# test if register exist in register map
if
(
reg
in
self
.
reg_map
[
1
]
):
# test if register exist in register map
if
(
field
in
self
.
reg_map
[
1
][
reg
][
2
]):
# test if field exist in register
reg_addr
=
self
.
reg_map
[
1
][
reg
][
0
]
...
...
@@ -84,7 +84,7 @@ class CCSR:
# Set register's field value
def
set_field
(
self
,
reg
,
field
,
value
):
if
(
reg
in
self
.
reg_map
):
# test if register exist in register map
if
(
reg
in
self
.
reg_map
[
1
]
):
# test if register exist in register map
if
(
field
in
self
.
reg_map
[
1
][
reg
][
2
]):
# test if field exist in register
reg_addr
=
self
.
reg_map
[
1
][
reg
][
0
]
...
...
@@ -104,15 +104,15 @@ class CCSR:
# Get register value
def
get_reg
(
self
,
reg
):
if
(
reg
in
self
.
reg_map
):
# test if register exist in register map
if
(
reg
in
self
.
reg_map
[
1
]
):
# test if register exist in register map
return
self
.
rd_reg
(
self
.
reg_map
[
1
][
reg
][
0
])
else
:
raise
CSRDeviceOperationError
(
self
.
base_addr
,
self
.
reg_map
,
'Requested register (
%
s) doesn
\'
t exist.'
%
reg
)
# Set register value
def
set_reg
(
self
,
reg
,
value
):
if
(
reg
in
self
.
reg_map
):
# test if register exist in register map
self
.
wr_reg
(
self
.
reg_map
[
reg
][
0
],
value
)
if
(
reg
in
self
.
reg_map
[
1
]
):
# test if register exist in register map
self
.
wr_reg
(
self
.
reg_map
[
1
][
reg
][
0
],
value
)
else
:
raise
CSRDeviceOperationError
(
self
.
base_addr
,
self
.
reg_map
,
'Requested register (
%
s) doesn
\'
t exist.'
%
reg
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment