Exception from lower level modules (i2c, spi, onewire, etc...) are forwarded
to the upper layer by the device modules (ds18b20, ltc217x, etc...).
Each layer is adding specific informations to the error message (e.g.
wishbone core base address, spi slave number or i2c address, etc...).
This will simplify the exception handling in the higher level modules.