

NFTC v1.00

NanoFIP test board


HLP Technologies

35 rue Tournefort
75005 Paris

www.hlp.fr

| | | |
|------------------------------|---|------------|
| Title | | |
| Cover | | |
| Size A4 | Document Number 1016-10-1.00-SCH-A-002 | Rev 002 |
| Date: Friday, March 19, 2010 | | |
| Sheet 1 of 14 | | |

Les sorties SUBS du FPGA de controle
doivent être en tri-state pour pouvoir gérer
une configuration "manuelle".





Si l'alimentation du NanoFip est coupée, les entrées
doivent être à 0.
Le FPGA de controle doit gérer des sorties tri-state

| RATE_0 | RATE_1 | |
|--------|--------|------------|
| 0 | 0 | 31.25 kbps |
| 0 | 1 | 1 Mbps |
| 1 | 0 | 2.5 Mbps |
| 1 | 1 | reserved |


| | | |
|-----------|------------------------|---------------|
| Title | | |
| NanoFip 1 | | |
| Size | Document Number | Rev |
| A4 | 1016-10-1.00-SCH-A-002 | 002 |
| Date: | Friday, March 19, 2010 | Sheet 3 of 14 |

Si l'alimentation du NanoFip est coupée, les entrées doivent être à 0.
Le FPGA de controle doit forcer ses sorties à 0







| | | | | |
|-------|------------------------|-----------------|------------------------|---------|
| Title | | | NanoFip 3 | |
| Size | A4 | Document Number | 1016-10-1.00-SCH-A-002 | |
| Date: | Friday, March 19, 2010 | | Sheet | 5 of 14 |
| | | Rev | | 002 |




ALIMENTATION 3V3




ALIMENTATION 1V5




ALIMENTATION 5V



ALIMENTATION 1V5 (NanoFip)



| | | |
|--------------|---|---------------|
| Title | | |
| Alimentation | | |
| Size A4 | Document Number 1016-10-1.00-SCH-A-002 | Rev 002 |
| Date: | Friday, March 19, 2010 | Sheet 6 of 14 |

[illegible]






| | | |
|---------------|---|--------------------|
| Title | | |
| Current sense | | |
| Size A4 | Document Number 1016-10-1.00-SCH-A-002 | Rev 002 |
| Date: 2 | Friday, March 19, 2010 | Sheet 7 of 14 1 |

Diagram illustrating a power MOSFET driver circuit:

- Q5 Si3443cd**: P-channel MOSFET.
- Q7 BSS131**: N-channel MOSFET.
- R27 22k**: Gate resistor for Q5.
- R29 75R**: Load resistor.
- +9Vp**: Input voltage source.
- p.10 NF_PWM**: Input signal source.
- ces pistes font 2mm de large**: These traces are 2mm wide.
- pad de dissipation sous le NanoFip**: Dissipation pad under the NanoFip.


| | | | |
|---------------------------------|---|------------|------------|
| | | | |
| Title Temperature management | | | |
| Size A4 | Document Number 1016-10-1.00-SCH-A-002 | | Rev 002 |
| Date: 2 | Friday, March 19, 2010 1 | Sheet 1 | 8 of 14 |

Protection Latch-up




| | | |
|----------|------------------------|---------------|
| Title | | |
| Latch-up | | |
| Size | Document Number | Rev |
| A4 | 1016-10-1.00-SCH-A-002 | 002 |
| Date: | Friday, March 19, 2010 | Sheet 9 of 14 |

Les sorties doivent être forcée à 0 si
l'alimentation 3V3nano est coupée.



Les sorties doivent être forcée à 0 si
l'alimentation 3V3nano est coupée.

EEPROM serie I2C




| | | |
|--------|------------------------|----------------|
| Title | | |
| FPGA 1 | | |
| Size | Document Number | Rev |
| A4 | 1016-10-1.00-SCH-A-002 | 002 |
| Date: | Friday, March 19, 2010 | Sheet 10 of 14 |


Controle WISHBONE


Le bus DIN doit être forcé à 0 si
l'alimentation 3V3nano est
coupée.

Le bus ADR doit être forcé à 0 si
l'alimentation 3V3nano est coupée.



| | | |
|--------|------------------------|----------------|
| Title | | |
| FPGA 2 | | |
| Size | Document Number | Rev |
| A4 | 1016-10-1.00-SCH-A-002 | 002 |
| Date: | Friday, March 19, 2010 | Sheet 11 of 14 |






HE10 pour config via jumper


HE10 pour config via jumper

| | | |
|---------------|------------------------|----------------|
| Title | | |
| Configuration | | |
| Size | Document Number | Rev |
| A4 | 1016-10-1.00-SCH-A-002 | 002 |
| Date: | Friday, March 19, 2010 | Sheet 13 of 14 |


RESET



Horloge FPGA



Horloge NanoFip (40 MHz)



| | | |
|------------|---|----------------|
| Title | | |
| Divers | | |
| Size A4 | Document Number 1013-10-1.00-SCH-A-002 | Rev 002 |
| Date: | Friday, March 19, 2010 | Sheet 14 of 14 |