




nanoFIP main blocks





Responsible for the synchronization of:

- The WISHBONE **control** signals with the wb\_clk
- The FIELDDRIVE signals with the uclk
- The WorldFIP settings and General signals with uclk
- The User Interface, NON WISHBONE signals with the uclk





## Clocks & Resets

- Crossing clock domains only through the Dual Port RAM



- WISHBONE reset : resets only WISHBONE logic
- nFIP internal reset: resets all the rest





wf\_inputs  
\_synchroniser

wf\_model\_  
constr\_decoder

wf\_reset  
\_unit


wf\_tx\_rx\_osc


wf\_  
consumption


wf\_  
production


wf\_wb\_controller


wf\_  
engine\_control

















FD\_RXD edges

wf\_tx\_rx\_osc

### wf\_rx\_deserializer : PRE detection

nFIP internal or engine\_ctrl

significant edge windows

idle

PRE\_1st\_f\_edge

PRE\_r\_edge




PRE\_f\_edge

Switch\_to Deglitched

r\_edge inside the expected window

f\_edge inside the expected window


1 0 1 0





FD\_RXD edges


wf\_tx\_rx\_osc


wf\_rx\_deserializer : rest of frame






















wf\_tx\_rx\_osc

wf\_tx\_serializer





wf\_tx\_rx\_osc


○ tx\_osc



Counter of transmission periods

○ FD\_TXCK

○ tx\_clk\_p\_buff



## wf\_tx\_rx\_osc

### ○ rx\_osc



- significant edge window
- adjacent bits transition window

Starts counting after a falling edge on the fd\_rxd .

Starting from this edge, other falling or rising significant edges, are expected around one reception period later. A time window around the expected arrival time is set and its length is defined as 1/4th of the period. When the actual edge arrives, the counter is reset.

- sample\_manch\_bit\_p
- sample\_bit\_p



*sample\_manch\_clock*: is inverted on each significant edge & between adjacent bits


*sample\_bit\_clock* : is inverted only between adjacent bits

*The significant edges are normally expected inside the signif\_edge\_window. In the cases of a code violation (V+ or V-) no edge will arrive in this window. In this situation rx\_manch\_clk is inverted right after the end of the signif\_edge\_window.*

*Edges between adjacent bits are expected inside the adjac\_bits\_window; if they do not arrive the rx\_manch\_clk and rx\_bit\_clk are inverted right after the end of the adjac\_bits\_window.*

ideally





nanoFIP reset inputs:

- *Power On Reset*
- User Interface General signal RSTIN
- Reset variable from FIELDRIVE
- Reset to the WISHBONE logic



wf\_reset  
\_unit

nanoFIP reset inputs:

- *Power On Reset*
- User Interface General signal RSTIN
- Reset variable from FIELDRIVE
- Reset to the WISHBONE logic



Outputs of this unit :

- nanoFIP internal reset
- FIELDRIVE reset
- user reset RSTON




nanoFIP reset inputs:

- Power On Reset
- User Interface General signal RSTIN
- Reset variable from FIELDRIVE
- Reset to the WISHBONE logic



Outputs of this unit :


- nanoFIP internal reset
  - FIELDRIVE reset
  - user reset RSTON
- from\_RSTIN OR from\_var\_rst OR from\_PoR
- from\_RSTIN OR from\_var\_rst OR from\_PoR
- from\_var\_rst



hdl files : <http://www.ohwr.org/projects/cern-fip/repository/show/trunk/hdl/design>

Actel .prj : <http://www.ohwr.org/projects/cern-fip/repository/changes/trunk/hdl/cad/libero/NanoFip/NanoFip.prj>

Simulation : [http://www.ohwr.org/projects/cern-fip/repository/changes/trunk/software/cadence\\_IUS/sim.tcl](http://www.ohwr.org/projects/cern-fip/repository/changes/trunk/software/cadence_IUS/sim.tcl)



new nanoFIP main blocks?