uRV data interface
The current uRV memory data interface uses non-registered data address
bus with big combinational logic (a 32-bits adder), affecting fmax.
Moreover, it doesn't keep constant address while the memory access is
ongoing, as it should.
Adding another stage in the pipeline could be useful to solve both the issues.