removed unused sources

cd910088 · Marek Gumiński · e18ab308 · e18ab308 · e18ab308
Commit cd910088 authored Mar 30, 2017 by Marek Gumiński
Expand all Hide whitespace changes
Inline Side-by-side

Showing with 0 additions and 1043 deletions

spec_masterfip_pts.ucf gateware/top/spec/spec_masterfip_pts.ucf +0 -292

spec_masterfip_pts.vhd gateware/top/spec/spec_masterfip_pts.vhd +0 -751

No files found.
--- a/gateware/top/spec/spec_masterfip_pts.ucf
+++ b/gateware/top/spec/spec_masterfip_pts.ucf
-#----------------------------------------
-# BANK 0 P2V5: Clock
-#----------------------------------------
-NET "clk_125m_pllref_n_i" LOC = F10;
-NET "clk_125m_pllref_n_i" IOSTANDARD = "LVDS_25";
-
-NET "clk_125m_pllref_p_i" LOC = G9;
-NET "clk_125m_pllref_p_i" IOSTANDARD = "LVDS_25";
-
-
-#----------------------------------------
-# BANK 1 P1V8: PCIe interface
-#----------------------------------------
-NET "l_rst_n_i" LOC = N20;
-NET "l_rst_n_i" IOSTANDARD = "LVCMOS18";
-
-NET "L2P_CLKN_o" LOC = K22;
-NET "L2P_CLKN_o" IOSTANDARD = "DIFF_SSTL18_I";
-NET "L2P_CLKP_o" LOC = K21;
-NET "L2P_CLKP_o" IOSTANDARD = "DIFF_SSTL18_I";
-NET "L2P_DFRAME_o" LOC = U22;
-NET "L2P_DFRAME_o" IOSTANDARD = "SSTL18_I";
-NET "L2P_EDB_o" LOC = U20;
-NET "L2P_EDB_o" IOSTANDARD = "SSTL18_I";
-NET "L2P_RDY_i" LOC = U19;
-NET "L2P_RDY_i" IOSTANDARD = "SSTL18_I";
-NET "L2P_VALID_o" LOC = T18;
-NET "L2P_VALID_o" IOSTANDARD = "SSTL18_I";
-NET "L_WR_RDY_i[0]" LOC = R20;
-NET "L_WR_RDY_i[0]" IOSTANDARD = "SSTL18_I";
-NET "L_WR_RDY_i[1]" LOC = T22;
-NET "L_WR_RDY_i[1]" IOSTANDARD = "SSTL18_I";
-
-NET "P2L_CLKN_i" LOC = M19;
-NET "P2L_CLKN_i" IOSTANDARD = "DIFF_SSTL18_I";
-NET "P2L_CLKP_i" LOC = M20;
-NET "P2L_CLKP_i" IOSTANDARD = "DIFF_SSTL18_I";
-
-NET "P2L_DFRAME_i" LOC = J22;
-NET "P2L_DFRAME_i" IOSTANDARD = "SSTL18_I";
-
-NET "P2L_RDY_o" LOC = J16;
-NET "P2L_RDY_o" IOSTANDARD = "SSTL18_I";
-
-NET "P2L_VALID_i" LOC = L19;
-NET "P2L_VALID_i" IOSTANDARD = "SSTL18_I";
-
-NET "P_RD_D_RDY_i[0]" LOC = N16;
-NET "P_RD_D_RDY_i[0]" IOSTANDARD = "SSTL18_I";
-NET "P_RD_D_RDY_i[1]" LOC = P19;
-NET "P_RD_D_RDY_i[1]" IOSTANDARD = "SSTL18_I";
-
-NET "P_WR_RDY_o[0]" LOC = L15;
-NET "P_WR_RDY_o[0]" IOSTANDARD = "SSTL18_I";
-NET "P_WR_RDY_o[1]" LOC = K16;
-NET "P_WR_RDY_o[1]" IOSTANDARD = "SSTL18_I";
-NET "P_WR_REQ_i[0]" LOC = M22;
-NET "P_WR_REQ_i[0]" IOSTANDARD = "SSTL18_I";
-NET "P_WR_REQ_i[1]" LOC = M21;
-NET "P_WR_REQ_i[1]" IOSTANDARD = "SSTL18_I";
-
-NET "RX_ERROR_o" LOC = J17;
-NET "RX_ERROR_o" IOSTANDARD = "SSTL18_I";
-NET "TX_ERROR_i" LOC = M17;
-NET "TX_ERROR_i" IOSTANDARD = "SSTL18_I";
-
-NET "VC_RDY_i[0]" LOC = B21;
-NET "VC_RDY_i[0]" IOSTANDARD = "SSTL18_I";
-NET "VC_RDY_i[1]" LOC = B22;
-NET "VC_RDY_i[1]" IOSTANDARD = "SSTL18_I";
-
-NET "L2P_DATA_o[0]" LOC = P16;
-NET "L2P_DATA_o[0]" IOSTANDARD = "SSTL18_I";
-NET "L2P_DATA_o[1]" LOC = P21;
-NET "L2P_DATA_o[1]" IOSTANDARD = "SSTL18_I";
-NET "L2P_DATA_o[2]" LOC = P18;
-NET "L2P_DATA_o[2]" IOSTANDARD = "SSTL18_I";
-NET "L2P_DATA_o[3]" LOC = T20;
-NET "L2P_DATA_o[3]" IOSTANDARD = "SSTL18_I";
-NET "L2P_DATA_o[4]" LOC = V21;
-NET "L2P_DATA_o[4]" IOSTANDARD = "SSTL18_I";
-
-NET "L2P_DATA_o[5]" LOC = V19;
-NET "L2P_DATA_o[5]" IOSTANDARD = "SSTL18_I";
-
-NET "L2P_DATA_o[6]" LOC = W22;
-NET "L2P_DATA_o[6]" IOSTANDARD = "SSTL18_I";
-NET "L2P_DATA_o[7]" LOC = Y22;
-NET "L2P_DATA_o[7]" IOSTANDARD = "SSTL18_I";
-
-NET "L2P_DATA_o[8]" LOC = P22;
-NET "L2P_DATA_o[8]" IOSTANDARD = "SSTL18_I";
-NET "L2P_DATA_o[9]" LOC = R22;
-NET "L2P_DATA_o[9]" IOSTANDARD = "SSTL18_I";
-NET "L2P_DATA_o[10]" LOC = T21;
-NET "L2P_DATA_o[10]" IOSTANDARD = "SSTL18_I";
-NET "L2P_DATA_o[11]" LOC = T19;
-NET "L2P_DATA_o[11]" IOSTANDARD = "SSTL18_I";
-NET "L2P_DATA_o[12]" LOC = V22;
-NET "L2P_DATA_o[12]" IOSTANDARD = "SSTL18_I";
-NET "L2P_DATA_o[13]" LOC = V20;
-NET "L2P_DATA_o[13]" IOSTANDARD = "SSTL18_I";
-NET "L2P_DATA_o[14]" LOC = W20;
-NET "L2P_DATA_o[14]" IOSTANDARD = "SSTL18_I";
-NET "L2P_DATA_o[15]" LOC = Y21;
-NET "L2P_DATA_o[15]" IOSTANDARD = "SSTL18_I";
-
-
-NET "P2L_DATA_i[0]" LOC = K20;
-NET "P2L_DATA_i[0]" IOSTANDARD = "SSTL18_I";
-NET "P2L_DATA_i[1]" LOC = H22;
-NET "P2L_DATA_i[1]" IOSTANDARD = "SSTL18_I";
-NET "P2L_DATA_i[2]" LOC = H21;
-NET "P2L_DATA_i[2]" IOSTANDARD = "SSTL18_I";
-NET "P2L_DATA_i[3]" LOC = L17;
-NET "P2L_DATA_i[3]" IOSTANDARD = "SSTL18_I";
-NET "P2L_DATA_i[4]" LOC = K17;
-NET "P2L_DATA_i[4]" IOSTANDARD = "SSTL18_I";
-NET "P2L_DATA_i[5]" LOC = G22;
-NET "P2L_DATA_i[5]" IOSTANDARD = "SSTL18_I";
-NET "P2L_DATA_i[6]" LOC = G20;
-NET "P2L_DATA_i[6]" IOSTANDARD = "SSTL18_I";
-NET "P2L_DATA_i[7]" LOC = K18;
-NET "P2L_DATA_i[7]" IOSTANDARD = "SSTL18_I";
-NET "P2L_DATA_i[8]" LOC = K19;
-NET "P2L_DATA_i[8]" IOSTANDARD = "SSTL18_I";
-NET "P2L_DATA_i[9]" LOC = H20;
-NET "P2L_DATA_i[9]" IOSTANDARD = "SSTL18_I";
-NET "P2L_DATA_i[10]" LOC = J19;
-NET "P2L_DATA_i[10]" IOSTANDARD = "SSTL18_I";
-NET "P2L_DATA_i[11]" LOC = E22;
-NET "P2L_DATA_i[11]" IOSTANDARD = "SSTL18_I";
-NET "P2L_DATA_i[12]" LOC = E20;
-NET "P2L_DATA_i[12]" IOSTANDARD = "SSTL18_I";
-NET "P2L_DATA_i[13]" LOC = F22;
-NET "P2L_DATA_i[13]" IOSTANDARD = "SSTL18_I";
-NET "P2L_DATA_i[14]" LOC = F21;
-NET "P2L_DATA_i[14]" IOSTANDARD = "SSTL18_I";
-NET "P2L_DATA_i[15]" LOC = H19;
-NET "P2L_DATA_i[15]" IOSTANDARD = "SSTL18_I";
-
-
-#----------------------------------------
-# BANK 0 P2V5: SPEC LEDs
-#----------------------------------------
-NET "GPIO_b[1]" LOC = U16;
-NET "GPIO_b[1]" IOSTANDARD = "LVCMOS25";
-NET "GPIO_b[0]" LOC = AB19;
-NET "GPIO_b[0]" IOSTANDARD = "LVCMOS25";
-
-NET "LED_RED_O" LOC = D5;
-NET "LED_RED_O" IOSTANDARD = "LVCMOS25";
-
-NET "LED_GREEN_O" LOC = E5;
-NET "LED_GREEN_O" IOSTANDARD = "LVCMOS25";
-
-
-#----------------------------------------
-# BANK 0 P2V5: SPEC DAC
-#----------------------------------------
-NET "dac_cs_n_o[0]" LOC = A3;
-NET "dac_cs_n_o[0]" IOSTANDARD = "LVCMOS25";
-NET "dac_cs_n_o[1]" LOC = B3;
-NET "dac_cs_n_o[1]" IOSTANDARD = "LVCMOS25";
-NET "dac_sclk_o" LOC = A4;
-NET "dac_sclk_o" IOSTANDARD = "LVCMOS25";
-NET "dac_din_o" LOC = C4;
-NET "dac_din_o" IOSTANDARD = "LVCMOS25";
-
-
-#----------------------------------------
-# PCB version number (coded with resistors)
-#----------------------------------------
-NET "pcb_ver_i[0]" LOC = P5;
-NET "pcb_ver_i[0]" IOSTANDARD = LVCMOS15;
-NET "pcb_ver_i[1]" LOC = P4;
-NET "pcb_ver_i[1]" IOSTANDARD = LVCMOS15;
-NET "pcb_ver_i[2]" LOC = AA2;
-NET "pcb_ver_i[2]" IOSTANDARD = LVCMOS15;
-NET "pcb_ver_i[3]" LOC = AA1;
-NET "pcb_ver_i[3]" IOSTANDARD = LVCMOS15;
-
-#----------------------------------------
-# Bank 2 P2V5: FMC
-#----------------------------------------
-NET "fmc_prsnt_m2c_n_i" LOC = AB14;
-NET "fmc_prsnt_m2c_n_i" IOSTANDARD = "LVCMOS25";
-
-NET "fmc_onewire_b" LOC = "C18";
-NET "fmc_onewire_b" IOSTANDARD = "LVCMOS25";
-
-
-NET "fmc_scl_io" LOC = F7;
-NET "fmc_sda_io" LOC = F8;
-NET "fmc_scl_io" IOSTANDARD = LVCMOS25;
-NET "fmc_sda_io" IOSTANDARD = LVCMOS25;
-
-NET "fd_rstn_o" LOC = "Y18";
-NET "fd_rstn_o" IOSTANDARD = "LVCMOS25";
-
-NET "fd_txd_o" LOC = "T14";
-NET "fd_txd_o" IOSTANDARD = "LVCMOS25";
-
-NET "fd_txck_o" LOC = "W17";
-NET "fd_txck_o" IOSTANDARD = "LVCMOS25";
-
-NET "fd_txer_i" LOC = "T11";
-NET "fd_txer_i" IOSTANDARD = "LVCMOS25";
-
-NET "fd_rxcdn_i" LOC = "T15";
-NET "fd_rxcdn_i" IOSTANDARD = "LVCMOS25";
-
-NET "fd_rxd_i" LOC = "U15";
-NET "fd_rxd_i" IOSTANDARD = "LVCMOS25";
-
-NET "fd_wdgn_i" LOC = "R11";
-NET "fd_wdgn_i" IOSTANDARD = "LVCMOS25";
-
-NET "fd_txena_o" LOC = "R13";
-NET "fd_txena_o" IOSTANDARD = "LVCMOS25";
-
-NET "speed_b0_i" LOC = Y5;
-NET "speed_b0_i" IOSTANDARD = "LVCMOS25";
-
-NET "speed_b1_i" LOC = AB5;
-NET "speed_b1_i" IOSTANDARD = "LVCMOS25";
-
-NET "ext_sync_term_en_o" LOC = AB13;
-NET "ext_sync_term_en_o" IOSTANDARD = "LVCMOS25";
-
-NET "ext_sync_i" LOC = T8;
-NET "ext_sync_i" IOSTANDARD = "LVCMOS25";
-
-NET "ext_sync_oe_n_o" LOC = W6;
-NET "ext_sync_oe_n_o" IOSTANDARD = "LVCMOS25";
-
-NET "ext_sync_dir_o" LOC = Y6;
-NET "ext_sync_dir_o" IOSTANDARD = "LVCMOS25";
-
-NET "adc_1v8_shdn_n_o" LOC = V17;
-NET "adc_1v8_shdn_n_o" IOSTANDARD = "LVCMOS25";
-
-NET "adc_m5v_shdn_n_o" LOC = W18;
-NET "adc_m5v_shdn_n_o" IOSTANDARD = "LVCMOS25";
-
-NET "adc_5v_en_n_o" LOC = R8;
-NET "adc_5v_en_n_o" IOSTANDARD = "LVCMOS25";
-
-NET "led_tx_err_n_o" LOC = C19;
-NET "led_tx_err_n_o" IOSTANDARD = "LVCMOS25";
-
-NET "led_tx_act_n_o" LOC = A19;
-NET "led_tx_act_n_o" IOSTANDARD = "LVCMOS25";
-
-NET "led_rx_err_n_o" LOC = B20;
-NET "led_rx_err_n_o" IOSTANDARD = "LVCMOS25";
-
-NET "led_rx_act_n_o" LOC = A20;
-NET "led_rx_act_n_o" IOSTANDARD = "LVCMOS25";
-
-NET "led_sync_act_n_o" LOC = W10;
-NET "led_sync_act_n_o" IOSTANDARD = "LVCMOS25";
-
-NET "led_sync_err_n_o" LOC = Y10;
-NET "led_sync_err_n_o" IOSTANDARD = "LVCMOS25";
-
-NET "tp1_o" LOC = AA16;
-NET "tp1_o" IOSTANDARD = "LVCMOS25";
-
-NET "tp2_o" LOC = AB16;
-NET "tp2_o" IOSTANDARD = "LVCMOS25";
-
-NET "tp3_o" LOC = Y17;
-NET "tp3_o" IOSTANDARD = "LVCMOS25";
-
-NET "tp4_o" LOC = AB17;
-NET "tp4_o" IOSTANDARD = "LVCMOS25";
-
-
-# <ucfgen_end>
-#Created by Constraints Editor (xc6slx45t-fgg484-3) - 2015/07/27
-NET "clk_125m_pllref_p_i" TNM_NET = clk_125m_pllref_p_i;
-TIMESPEC TS_clk_125m_pllref_p_i = PERIOD "clk_125m_pllref_p_i" 8 ns HIGH 50%;
-NET "clk_125m_pllref_n_i" TNM_NET = clk_125m_pllref_n_i;
-TIMESPEC TS_clk_125m_pllref_n_i = PERIOD "clk_125m_pllref_n_i" 8 ns HIGH 50%;
-NET "cmp_mock_turtle/gen_with_gennum.U_GN4124_Core/cmp_clk_in/P_clk" TNM_NET = U_Node_Template/gen_with_gennum.U_GN4124_Core/cmp_clk_in/P_clk;
-TIMESPEC TS_U_Node_Template_U_GN4124_Core_cmp_clk_in_P_clk = PERIOD "U_Node_Template/gen_with_gennum.U_GN4124_Core/cmp_clk_in/P_clk" 5 ns HIGH 50%;
-NET "cmp_mock_turtle/gen_with_gennum.U_GN4124_Core/cmp_clk_in/feedback" TNM_NET = U_Node_Template/gen_with_gennum.U_GN4124_Core/cmp_clk_in/feedback;
-TIMESPEC TS_U_Node_Template_U_GN4124_Core_cmp_clk_in_feedback = PERIOD "U_Node_Template/U_GN4124_Core/cmp_clk_in/feedback" 5 ns HIGH 50%;
-
-NET "l_rst_n_i" TIG;
-NET "cmp_mock_turtle/gen_with_gennum.U_GN4124_Core/rst_*" TIG;
\ No newline at end of file
--- a/gateware/top/spec/spec_masterfip_pts.vhd
+++ b/gateware/top/spec/spec_masterfip_pts.vhd