




MASTERFIP GW & SW REVIEW


02 MAR 17

WORLDIFIP BASICS

TOPOLOGY



- Twisted pair multi-drop
- 5V differential signalling
- Up to 2.5 Mb/s



WORLDVIP BASICS

DATA TRANSFER WINDOWS

WorldVIP defines three types of data transfers:

- o deterministic traffic through periodic variables
- o event-type-traffic through aperiodic messages
- o network-management-services through SMMPS aperiodic variables.

Aperiodic/SMMPS traffic does not disturb the determinism of the periodic part.



The macrocycle (length of each window and variables in periodic window) is configured once at startup and is not changed during bus operation.

WORLDIFIP BASICS

QUESTION & RESPONSE FRAMES


For all types of traffic, communication based on:


- Question ID_DAT frame: sent only from the master
- ID_DAT simultaneously recorded by all the nodes connected to the bus
- **Only one node/ the master** recognizes itself as being the producer
- Producer broadcasts response RP_DAT frame on the bus
- One/ more other nodes and/or the master recognize themselves as consumers and read the frame

Question ID_DAT frame:




Response RP_DAT frame:






FMC masterfip




FMC connector

SPEC



spec_masterfip_mt


spec_node_template




GN4124
PCIe bridge

xwb_crossbar

fmc_masterFIP_core




FMC masterfip





FMC connector

SPEC



spec_masterfip_mt

spec_node_template



xwb_VIC

xwb crossbar


GN
4124
core

GN4124
PCIe bridge


xwb_crossbar

fmc_masterFIP_core

wbgen2 ctrl/stat regs



FMC masterfip




FMC connector


SPEC

spec_masterfip_mt


spec_node_template



fmc_masterFIP_core



FMC masterfip




FMC connector


SPEC


spec_masterfip_mt

spec_node_template



fmc_masterFIP_core





FMC masterfip

FMC connector

SPEC

spec_masterfip_mt

spec_node_template

PLL
125 MHz

DAC

VCXO 25 MHz

Therm. & ID

EEPROM

LEDs

PLL_BASE
clk_sys = 100 MHz

spec_serial_dac_arb

spec_reset_gen

p_drive_led_clk_sys

xwb_VIC

wr_node_core
aka Mock Turtle

Shared Mem

CPU 0

CPU 1

GN
4124
core

GN4124
PCIe bridge

xwb_crossbar

fmc_masterFIP_core

wbgen2 ctrl/stat regs

LEDs

Therm. & ID

Ext Sunc Pulse

FielDrive

EEPROM

LEDs

one wire

ext sync pulse

masterFIP tx


masterFIP rx

macrocycle cnt

turnaround cnt

silence cnt

EXAMPLE: FGC MACROCYCLE




Translated into requirements:

- o Periodic traffic should start at $T=0\text{ms}$.
- o Ensure that all the periodic traffic can be executed in less than 11ms.
- o At $T=11\text{ms}$ aperiodic traffic should start and end at 18ms.
- o At $T=18\text{ms}$ wait for 1ms doing nothing (or send dummy stuffing frames keeping the link active).
- o Next periodic traffic should start at $T=19\text{ms}$.
- o Ensure that it should end before $T=20\text{ms}$.
- o Bind any variables with an irq to wake-up application for data consuming or producing.

LIB API

- Open/close device
- BA config: `hw_speed_get()`, `hw_cfg_set()`, `sw_cfg_set()`, `response_time_get()`
- Macrocycle config:
 - Create/delete/reset macrocycle
 - Create data FIP objects (per vars, aper msg): size, direction (prod/cons), irq flag, usr callback
- Append windows:
 - periodic var window: list of periodic variables to play
 - aperiodic var windows: list of aperiodic variables to play, end time
 - aperiodic message window: FIFO size (prod and cons), end time
 - wait window: silent flag, end time.
- BA action: load macrocycle, start, stop, reset.
- Runtime action: fipdata update, write var/msg payload, request for aperiodic var.

FMC masterfip









FMC connector

SPEC

spec_masterfip_mt


spec_node_template



fmc_masterFIP_core




MOCK TURTLE SOFTWARE




CPU0

- Handle config commands: *hw_cfg()*, *load_macro_cycle()*, *start()*, *stop()*, *reset()*
- Implements simple BA state machine
- Runs macrocycle
- Push **consumed** FIP data through HMQ



MOCK TURTLE SOFTWARE



CPU1

- Handle payload setting for **produced** var and messages
- Handle request for scheduling aperiodic variables
- Build diagnostic report

Shared Memory

- Payload storage for **produced** var and msg

Note: BSS and SHM are partitioned dynamically when the macro cycle is loaded.

RETRIEVE GATEWARE

1. Clone git repo:

```
$ git clone git://ohwr.org/cern-fip/masterfip/masterfip-gw.git
```

2. Checkout 'eva_dev' branch:

```
$ cd masterfip-gw
```

```
$ git checkout -t origin/eva_dev.
```

3. Submodules initialization and update (not recursive!):

```
$ git submodule init
```

```
$ git submodule update
```

4. To synthesize, open the 'syn/spec/spec_masterfip_mt.xise' with Xilinx ISE:

```
$ cd syn/spec
```

```
$ ise spec_masterfip_mt.xise
```

5. To simulate in Modelsim

```
do masterfip-gw/sim/spec/tb_masterfip.do
```

SPEC

spec_masterfip_mt

spec_node_template

PLL
125 MHz

DAC

VCXO 25 MHz

Therm. & ID

EEPROM

PLL_BASE
clk_sys = 100 MHz

spec_serial_dac_arb

spec_reset_gen

wr_node_core
aKa Mock Turtle

Shared Mem

CPU 0

CPU 1

xwb_VIC

xwb crossbar

GN
4124
core

GN4124
PCIe bridge

FMC masterfip

WorldFIP FIELDBUS

LEDs

Therm. & ID

Ext Sunc Pulse

FielDrive

EEPROM

FMC co

fmc_masterFIP_core

wbgen2 ctrl/stat regs

LEDs

one wire

ext sync pulse

masterFIP tx

masterFIP rx

macrocycle cnt

turnaround cnt

silence cnt

RETRIEVE SOFTWARE

1. Clone git repo:

```
$ git clone https://gitlab.cern.ch/cohtdrivers/masterfip
```