




MASTERFIP GW & SW REVIEW


02 MAR 17

WORLDFIP BASICS

TOPOLOGY



- Twisted pair multi-drop
- 5V differential signalling
- Up to 2.5 Mb/s



WORLDFIP BASICS

DATA TRANSFER WINDOWS

WorldFIP defines three types of data transfers:

- o deterministic traffic through periodic variables
- o event-type-traffic through aperiodic messages
- o network-management-services through SMMPS aperiodic variables.

Aperiodic/SMMPS traffic does not disturb the determinism of the periodic part.



The macrocycle (length of each window and variables in periodic window) is configured once at startup and is not changed during bus operation.

WORLDFIP BASICS

QUESTION & RESPONSE FRAMES

For all types of traffic, communication based on:


- o Question ID_DAT frame: sent only from the master
- o ID_DAT simultaneously recorded by all the nodes connected to the bus
- o Only one node/ the master recognizes itself as being the producer
- o Producer broadcasts response RP_DAT frame on the bus
- o One/ more other nodes and/or the master recognize themselves as consumers and read the frame


Question ID_DAT frame:


FSS	Control	Identifier	FCS	FES
2 bytes	1 byte	2 bytes	2 bytes	1 byte


Response RP_DAT frame:


FSS	Control	Data	FCS	FES
2 bytes	1 byte	0<n<262 bytes	2 bytes	1 byte





















EXAMPLE: FGC MACROCYCLE




Translated into requirements:


- Periodic traffic should start at T=0ms.
- Ensure that all the periodic traffic can be executed in less than 11ms.
- At T=11ms aperiodic traffic should start and end at 18ms.
- At T=18ms wait for 1ms doing nothing (or send dummy stuffing frames keeping the link active).
- Next periodic traffic should start at T=19ms.
- Ensure that it should end before T=20ms.
- Bind any variables with an irq to wake-up application for data consuming or producing.

LIB API

- Open/close device
- BA config: hw_speed_get(), hw_cfg_set(), sw_cfg_set(), response_time_get()
- Macrocycle config:
 - Create/delete/reset macrocycle
 - Create data FIP objects (per vars, aper msg): size, direction (prod/cons), irq flag, usr callback
- Append windows:
 - periodic var window: list of periodic variables to play
 - aperiodic var windows: list of aperiodic variables to play, end time
 - aperiodic message window: FIFO size (prod and cons), end time
 - wait window: silent flag, end time.
- BA action: load macrocycle, start, stop, reset.
- Runtime action: fipdata update, write var/msg payload, request for aperiodic var.




MOCK TURTLE SOFTWARE




CPU0

- o Handle config commands: `hw_cfg()`, `load_macro_cycle()`, `start()`, `stop()`, `reset()`
- o Implements simple BA state machine
- o Runs macrocycle
- o Push **consumed** FIP data through HMQ



MOCK TURTLE SOFTWARE



CPU1

- o Handle payload setting for **produced** var and messages
- o Handle request for scheduling aperiodic variables
- o Build diagnostic report

Shared Memory

- o Payload storage for **produced** var and msg

Note: BSS and SHM are partitioned dynamically when the macro cycle is loaded.

RETRIEVE GATEWARE

1. Clone git repo:

```
$ git clone git://ohwr.org/cern-fip/masterfip/masterfip-gw.git
```

2. Checkout ‘eva_dev’ branch:

```
$ cd masterfip-gw  
$ git checkout -t origin/eva_dev.
```

3. Submodules initialization and update (not recursive!):


```
$ git submodule init  
$ git submodule update
```

4. To synthesize, open the ‘syn/spec/spec_masterfip_mt.xise’ with Xilinx ISE:

```
$ cd syn/spec  
$ ise spec_masterfip_mt.xise
```

5. To simulate in Modelsim

```
do masterfip-gw/sim/spec/tb_masterfip.do
```



RETRIEVE SOFTWARE

1. Clone git repo:

```
$ git clone https://gitlab.cern.ch/cohtdrivers/masterfip
```