Programming languages used in this repository
-
VHDL
86.66 %
-
Python
7.23 %
-
Verilog
1.63 %
-
Roff
0.95 %
-
Tcl
0.91 %
-
CSS
0.68 %
-
Stata
0.67 %
-
HTML
0.47 %
-
SystemVerilog
0.23 %
-
Makefile
0.22 %
-
Shell
0.18 %
-
C
0.11 %
-
Batchfile
0.06 %
-
Coq
0.0 %
Commit statistics for 85443d56a92f7516fe57b39f3bf972af6146b145 Jan 17 - Mar 23
- Total: 21 commits
- Average per day: 0.0 commits
- Authors: 1
Commits per day of month
Commits per weekday
Commits per day hour (UTC)