Improved rolled VHDL code generation. This is only active when using
GHDL as simulator. It's based on VHDL generators. Using Icarus Verilog for VHDL synthesis is still in an early stage, and the tool is not able to handle arrays. Thus, the generated VHDL code is always completely unrolled
Showing
This diff is collapsed.
Please
register
or
sign in
to comment