Skip to content
Projects
Groups
Snippets
Help
Loading...
Sign in
Toggle navigation
H
Hdlmake
Project
Project
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
15
Issues
15
List
Board
Labels
Milestones
Merge Requests
4
Merge Requests
4
Wiki
Wiki
image/svg+xml
Discourse
Discourse
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Commits
Issue Boards
Open sidebar
Projects
Hdlmake
Repository
a90100a12b44b9bcb8324e98fbd411bc8c3ff77c
Switch branch/tag
hdl-make
tests
counter
sim
aldec
History
Find file
Select Archive Format
Source code
Download zip
Download tar.gz
Download tar.bz2
Download tar
Add sim_top variable to complement syn_top: top_module is redundant now
· 5aa91926
Javier D. Garcia-Lasheras
authored
Jul 22, 2016
5aa91926
Name
Last commit
Last update
..
verilog
Loading commit data...
vhdl
Loading commit data...
play_sim.do
Loading commit data...
